tilk / yosys2digitaljsLinks
Export netlists from Yosys to DigitalJS
☆51Updated 2 months ago
Alternatives and similar repositories for yosys2digitaljs
Users that are interested in yosys2digitaljs are comparing it to the libraries listed below
Sorting:
- Online demonstration for DigitalJS☆139Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- ☆137Updated 10 months ago
- FuseSoC standard core library☆147Updated 5 months ago
- An Open Source configuration of the Arty platform☆133Updated last year
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated this week
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Wishbone interconnect utilities☆43Updated 8 months ago
- VHDL library 4 FPGAs☆181Updated 2 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- A reimplementation of a tiny stack CPU☆85Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Example LED blinking project for your FPGA dev board of choice☆185Updated 3 weeks ago
- Ultimate ECP5 development board☆114Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Web-based HDL diagramming tool☆79Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 5 months ago
- OpenFPGA☆34Updated 7 years ago