FerberZhang / Yolov2-FPGA-CNN-Links
☆15Updated 5 years ago
Alternatives and similar repositories for Yolov2-FPGA-CNN-
Users that are interested in Yolov2-FPGA-CNN- are comparing it to the libraries listed below
Sorting:
- ☆55Updated 2 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆87Updated 6 years ago
- 中文:☆105Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆302Updated 7 months ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 10 months ago
- FPGA☆159Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆326Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- ☆48Updated 7 years ago
- 可运行☆37Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- HLS_YOLOV3☆25Updated last year
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆86Updated 8 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆255Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆19Updated 3 years ago