FerberZhang / Yolov2-FPGA-CNN-Links
☆15Updated 5 years ago
Alternatives and similar repositories for Yolov2-FPGA-CNN-
Users that are interested in Yolov2-FPGA-CNN- are comparing it to the libraries listed below
Sorting:
- ☆54Updated 2 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- 中文:☆101Updated 5 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 3 months ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- ☆47Updated 7 years ago
- HLS_YOLOV3☆26Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA☆158Updated last year
- it is a set for all the respository of the project.☆97Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆21Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- 可运行☆35Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- ☆248Updated 4 years ago