Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_CameraLinks
Master-thesis-final
☆19Updated last year
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Collection of projects for various FPGA development boards☆45Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Demo projects for various Kintex FPGA boards☆62Updated 3 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 4 years ago
- ☆34Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year