Master-thesis-final
☆20Oct 9, 2023Updated 3 years ago
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Oct 27, 2026Updated last week
- Endlos Computer☆12Sep 12, 2024Updated 2 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆101Oct 27, 2026Updated last week
- NoahFC - Atmega328 based Flight Controller☆12Sep 7, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An open source platform for creative people, based on OpenSCAD.☆15Dec 3, 2024Updated last year
- Superscalar OoO RISC-V CPU, marchid: 50 (0x32), RVA22S64/RVI20U32.☆24Updated this week
- Topaz Computer☆15Jul 15, 2026Updated 3 months ago
- DDR3 frame buffer in Verilog, for Gowin FPGA☆13Sep 1, 2025Updated last year
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆108Updated this week
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆17Apr 6, 2020Updated 6 years ago
- Mainline-friendly SPL for D1☆37Nov 1, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Easy-to-build syringe pump with microliter accuracy☆33Dec 15, 2025Updated 10 months ago
- Printed circuit board (PCB) design for snapshot GNSS receiver☆46Sep 2, 2026Updated 2 months ago
- 精简xboot☆18Mar 19, 2019Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆32Aug 16, 2021Updated 5 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Li-Ion battery charger, based on BQ24060 IC☆45Mar 17, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documentation for the tinyNX33U SoM and related boards☆13Oct 8, 2026Updated 3 weeks ago
- ☆16May 3, 2025Updated last year
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆22Apr 7, 2026Updated 6 months ago
- TM1638 driver for AVR (ATmega32), STM32 (HAL) and ESP32 (esp-idf)☆27May 15, 2024Updated 2 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆36Oct 15, 2024Updated 2 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- Foundational workflow for an open-source GPU☆38Updated this week
- Opensource embedded controller firmware for sipeed boards.☆45Feb 23, 2019Updated 7 years ago
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ESP32 SDR Based radio receiver☆35Jul 24, 2022Updated 4 years ago
- FPGA based WiFi Intrusion detection system☆42Oct 8, 2026Updated 3 weeks ago
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 9 years ago
- ☆58May 31, 2022Updated 4 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- VHDL library 4 FPGAs☆187Updated this week
- Gate array reverse engineering☆31Dec 28, 2025Updated 10 months ago