Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Master-thesis-final
☆18Updated last year
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera:
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Wishbone interconnect utilities☆38Updated last week
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated 2 weeks ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- A compact, configurable RISC-V core☆11Updated 3 weeks ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- FPGA examples on Google Colab☆19Updated 10 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ☆20Updated 3 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆21Updated 3 months ago
- ☆33Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Collection of projects for various FPGA development boards☆43Updated 9 months ago
- Demo projects for various Kintex FPGA boards☆50Updated 8 months ago