Master-thesis-final
☆20Oct 9, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆37Feb 23, 2025Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆91May 8, 2026Updated 3 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆24Aug 2, 2026Updated last week
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Jul 7, 2026Updated last month
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- Mainline-friendly SPL for D1☆36Nov 1, 2022Updated 3 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆39Nov 29, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- TM1638 driver for AVR (ATmega32), STM32 (HAL) and ESP32 (esp-idf)☆27May 15, 2024Updated 2 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆16May 3, 2025Updated last year
- python串口示波器上位机☆11Dec 10, 2021Updated 4 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- VHDL library 4 FPGAs☆186Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆20Apr 7, 2026Updated 4 months ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- A dual-socket USB host PMOD module.☆19Mar 20, 2025Updated last year
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 5 years ago
- ☆14Jul 27, 2025Updated last year
- ☆12Jun 4, 2021Updated 5 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆76Feb 12, 2026Updated 6 months ago
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Gate array reverse engineering☆31Dec 28, 2025Updated 7 months ago
- calibration of multiple-projector spherical display☆14Jun 16, 2020Updated 6 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆120Mar 1, 2023Updated 3 years ago
- A PCB based business card using open hardware and free software☆13Sep 10, 2024Updated last year
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆24Dec 10, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago