Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_CameraLinks
Master-thesis-final
☆19Updated last year
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆31Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- Portable HyperRAM controller☆59Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- Demo projects for various Kintex FPGA boards☆61Updated 3 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- ☆34Updated last year
- Collection of projects for various FPGA development boards☆45Updated last year
- Wishbone interconnect utilities☆41Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 weeks ago
- ☆45Updated 2 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆38Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆35Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago