Master-thesis-final
☆20Oct 9, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆87May 8, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆23Jun 19, 2026Updated 2 weeks ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- assorted library of utility cores for amaranth HDL☆105Sep 17, 2024Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated last year
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆1,336Jun 21, 2026Updated 2 weeks ago
- Tang Nano 20K top level module for Dar's Vectrex☆11Nov 14, 2023Updated 2 years ago
- tang-nano-4K mini samples☆15Feb 1, 2022Updated 4 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Mainline-friendly SPL for D1☆35Nov 1, 2022Updated 3 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆36Nov 29, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- Digital FM Radio Receiver for FPGA☆66Dec 26, 2015Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Bare metal programming on the EBAZ4205 board with Zynq XC7Z010 SoC☆23Dec 10, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- TM1638 driver for AVR (ATmega32), STM32 (HAL) and ESP32 (esp-idf)☆27May 15, 2024Updated 2 years ago
- A dual-socket USB host PMOD module.☆16Mar 20, 2025Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Kuchen Computer☆23Jun 26, 2024Updated 2 years ago
- ☆12Jun 4, 2021Updated 5 years ago
- 繁體中文板翻譯:kodorobot宇宙機器人 源自於:DFRobot☆42Dec 5, 2019Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆62Mar 13, 2025Updated last year
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- Working on a Performance Analyser using ImGui☆12Aug 31, 2017Updated 8 years ago
- Tutorial, examples and regression tests for Coriolis & Alliance (LIP6)☆17Jun 17, 2026Updated 2 weeks ago
- ☆116Mar 1, 2023Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆75Feb 12, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- ☆18Feb 27, 2023Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 3 years ago
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 3 years ago
- FPGA based WiFi Intrusion detection system☆37Jun 25, 2026Updated last week
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago