Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Master-thesis-final
☆18Updated last year
Related projects ⓘ
Alternatives and complementary repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆27Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆25Updated this week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 9 months ago
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆40Updated last year
- Minimal DVI / HDMI Framebuffer☆76Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- Flip flop setup, hold & metastability explorer tool☆31Updated 2 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Portable HyperRAM controller☆48Updated last month
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆69Updated 7 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago