Juninho99 / FPGA_TangNano20k_Hand_Coded_DIP_LCD_CameraLinks
Master-thesis-final
☆19Updated last year
Alternatives and similar repositories for FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera
Users that are interested in FPGA_TangNano20k_Hand_Coded_DIP_LCD_Camera are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- ☆33Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- ☆45Updated 2 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆37Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- fpga i2c rtc oled based clock with alarm supports buzzer☆16Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 3 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago