rulai-hu / DNNDK-YOLOv3
"Forked" from Xilinx/Edge-AI-Platform-Tutorials
☆17Updated 5 years ago
Alternatives and similar repositories for DNNDK-YOLOv3
Users that are interested in DNNDK-YOLOv3 are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆70Updated last year
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆51Updated 2 years ago
- ☆238Updated 2 years ago
- ☆74Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- ☆35Updated 5 years ago
- ☆246Updated 4 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆109Updated 6 years ago
- ☆53Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆150Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- ☆33Updated 6 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆258Updated 2 years ago
- Start an exciting tour of building your autonomous car with Xilinx Pynq-Z2 and DPU.☆14Updated 7 months ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- DPU on PYNQ☆219Updated last year
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆178Updated last year
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆158Updated 4 years ago