rulai-hu / DNNDK-YOLOv3Links
"Forked" from Xilinx/Edge-AI-Platform-Tutorials
☆18Updated 5 years ago
Alternatives and similar repositories for DNNDK-YOLOv3
Users that are interested in DNNDK-YOLOv3 are comparing it to the libraries listed below
Sorting:
- ☆243Updated 3 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆160Updated 4 years ago
- ☆249Updated 4 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆265Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆76Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆188Updated last year
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆332Updated 6 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆230Updated 6 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- ☆53Updated 6 years ago
- Low Precision(quantized) Yolov5☆43Updated 6 months ago
- ☆15Updated 5 years ago
- ☆35Updated 6 years ago
- ☆469Updated last year
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Generator of verilog description for FPGA MobileNet implementation☆175Updated 3 years ago
- ☆47Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- ☆33Updated 6 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- ☆19Updated 8 years ago