"Forked" from Xilinx/Edge-AI-Platform-Tutorials
☆18Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for DNNDK-YOLOv3
Users that are interested in DNNDK-YOLOv3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆79Nov 6, 2023Updated 2 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- This repository contains CGRA-ME Framework from University of Toronto. This is uploaded in this repository only for quick and easy access…☆13Nov 15, 2021Updated 4 years ago
- Can Example for Arduino Core STM32☆12Sep 11, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Updated this week
- ☆12Mar 3, 2024Updated 2 years ago
- Globals Finder for MED9/MED17☆13Apr 28, 2026Updated 6 months ago
- Switched SRAM-based Multi-ported RAM☆19Nov 10, 2024Updated last year
- ☆11Aug 1, 2021Updated 5 years ago
- ☆15Aug 14, 2023Updated 3 years ago
- A Hackable Quantization Library for PyTorch☆22Mar 29, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- Tutorial☆16Jun 13, 2020Updated 6 years ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- Model deployment, Yolov4, xilinx, Ultra96_v2.☆16Nov 4, 2021Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆78Jul 31, 2018Updated 8 years ago
- YOLO( You Only Look Once,including YOLOv1,YOLOv2,YOLOv3) using tensorflow ,including train/detected and export pb script. Convert darkne…☆25Aug 30, 2018Updated 8 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆31Sep 28, 2026Updated last month
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Implementation of some model inference based on onnxruntime using python☆13Oct 12, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- cross-platform J2534 tool; rewrite / clone of "Drew Technologies Tool for J2534-1"☆22Jun 16, 2016Updated 10 years ago
- A python script that can transfer ckpt file to pb file☆10Oct 24, 2020Updated 6 years ago
- High-Speed Hardware Architecture for Falcon Signature Generation Algorithm☆15Feb 27, 2025Updated last year
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆17Jul 2, 2017Updated 9 years ago
- ☆16May 25, 2026Updated 5 months ago
- RailEssentials is a software for controlling your Model Trains especially when ESU's ECoS 50210/50200 is used. RailEssentials provides a …☆22Jun 22, 2023Updated 3 years ago
- An interactive G-code editing GUI.☆24Sep 17, 2026Updated last month
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- ☆521Jan 16, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆26Updated this week
- The okayest ESP32-S2 CAN development board☆24Mar 5, 2022Updated 4 years ago
- implement convolution neural network on FPGA based on VHDL design☆29Oct 8, 2021Updated 5 years ago
- ☆18Dec 7, 2022Updated 3 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆22Sep 23, 2025Updated last year
- This is the fork of CVA6 intended for PULP development.☆26Updated this week