rulai-hu / DNNDK-YOLOv3
"Forked" from Xilinx/Edge-AI-Platform-Tutorials
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNNDK-YOLOv3
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆88Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- ☆235Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆119Updated 5 years ago
- ☆75Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- ☆35Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆96Updated 6 years ago
- ☆242Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆159Updated 3 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆238Updated last year
- DPU on PYNQ☆202Updated 9 months ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆53Updated 5 years ago
- ☆15Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆323Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆306Updated 10 months ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated 10 months ago
- ☆30Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago