implement convolution neural network on FPGA based on VHDL design
☆29Oct 8, 2021Updated 5 years ago
Alternatives and similar repositories for CNN_ON_FPGA
Users that are interested in CNN_ON_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆79Jul 31, 2024Updated 2 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆56Sep 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆25Dec 13, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆31May 20, 2019Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 7 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- Programming (8051)☆11Nov 23, 2018Updated 7 years ago
- ☆34Nov 7, 2024Updated 2 years ago
- See and review any Vivado / Zynq / PYNQ project: drill-down Vivado-style diagrams and clock-domain, constraint and overlay checks for AI …☆27Updated this week
- Box3D physics engine converted to Q48.16 fixed-point math: uniform 1/65536 resolution across a ±1.4e14 meter world with stable equilibriu…☆23Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GateSeeder is the first near-memory CPU-FPGA co-design for alleviating both the compute-bound and memory-bound bottlenecks in short and l…☆10Oct 3, 2023Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- A GNU Radio module of a digital beamformer prototype for GNSS receivers☆21Jun 9, 2016Updated 10 years ago
- ☆18Jul 31, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- Rethinking Data-Free Quantization as a Zero-Sum Game☆10Oct 27, 2024Updated 2 years ago
- Reduced-Rank STAP for Slow-Moving Target Detection by Antenna-Pulse Selection☆17Nov 19, 2015Updated 10 years ago
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- ☆14Aug 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository provides the implementation of the method proposed in our paper "Pruning Deep Neural Networks using Partial Least Squares…☆26Aug 21, 2020Updated 6 years ago
- A Hackable Quantization Library for PyTorch☆22Mar 29, 2021Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- 基于Pytorch实现的VGG11和VGG16网络结构的CIFAR10分类任务。☆10Mar 3, 2022Updated 4 years ago
- Compiler for ManiT, a systems language whose native number system is balanced ternary (−1, 0, +1). Two backends: LLVM for native executio…☆22Sep 15, 2026Updated last month
- This repository provides some simple Matlab Codes of space-time-adaptive-processing for wideband interference mitigation.☆25Nov 19, 2021Updated 4 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆123Mar 14, 2025Updated last year
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 9 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 6 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- ☆13Oct 18, 2023Updated 3 years ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆31Oct 30, 2026Updated last week