implement convolution neural network on FPGA based on VHDL design
☆28Oct 8, 2021Updated 4 years ago
Alternatives and similar repositories for CNN_ON_FPGA
Users that are interested in CNN_ON_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- ☆33Nov 7, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 2 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- This repository provides the implementation of the method proposed in our paper "Pruning Deep Neural Networks using Partial Least Squares…☆26Aug 21, 2020Updated 5 years ago
- ☆16May 3, 2024Updated 2 years ago
- a modern italic serif typeface with optical size☆16Oct 17, 2025Updated 8 months ago
- A Hackable Quantization Library for PyTorch☆22Mar 29, 2021Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- ☆14Oct 18, 2023Updated 2 years ago
- قلمهای افزودهشده به آراسته. contrib fonts for araste☆11Mar 19, 2024Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆66Dec 18, 2019Updated 6 years ago
- telegram bot for controlling a server☆11Mar 10, 2023Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- The official re-implementation of the Neurips 2021 paper, "Targeted Neural Dynamical Modeling".☆11Mar 4, 2022Updated 4 years ago
- ☆22Jun 10, 2020Updated 6 years ago
- Persian Kaldi profile for Rhasspy built from open speech data☆16Oct 13, 2021Updated 4 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 6 years ago
- [CVPR'20] ZeroQ Mixed-Precision implementation (unofficial): A Novel Zero Shot Quantization Framework☆14Dec 16, 2020Updated 5 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Official PyTorch implementation of "Evolving Search Space for Neural Architecture Search"☆12Aug 18, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This project is the official implementation of our accepted IEEE TPAMI paper Diverse Sample Generation: Pushing the Limit of Data-free Qu…☆15Feb 26, 2023Updated 3 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- ☆14Oct 26, 2023Updated 2 years ago
- ☆22Jan 19, 2023Updated 3 years ago
- Data transmission over audio☆15Apr 30, 2020Updated 6 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- Generate testbench for your verilog module.☆40Apr 3, 2018Updated 8 years ago