mertz1999 / CNN_ON_FPGALinks
implement convolution neural network on FPGA based on VHDL design
☆27Updated 4 years ago
Alternatives and similar repositories for CNN_ON_FPGA
Users that are interested in CNN_ON_FPGA are comparing it to the libraries listed below
Sorting:
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆98Updated 10 months ago
- ☆300Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆38Updated last year
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆241Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆223Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆178Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆34Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆73Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆177Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- Some attempts to build CNN on PYNQ.☆25Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Implementation of CNN using Verilog☆237Updated 8 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆139Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110 上☆47Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆126Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆74Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- yolov5-acceleration-fpga☆10Updated 6 months ago