implement convolution neural network on FPGA based on VHDL design
☆28Oct 8, 2021Updated 4 years ago
Alternatives and similar repositories for CNN_ON_FPGA
Users that are interested in CNN_ON_FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library of VHDL components for Neural Networks☆21Sep 23, 2021Updated 4 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 4 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- ☆33Nov 7, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- Accelerate convolution neural network for face recognition using GPU☆14Nov 24, 2020Updated 5 years ago
- This repository provides the implementation of the method proposed in our paper "Pruning Deep Neural Networks using Partial Least Squares…☆26Aug 21, 2020Updated 5 years ago
- ☆16May 3, 2024Updated 2 years ago
- A Hackable Quantization Library for PyTorch☆22Mar 29, 2021Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- ☆14Oct 18, 2023Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆65Dec 18, 2019Updated 6 years ago
- Program PIC devices using Arduino☆17May 4, 2018Updated 8 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- ☆14Oct 6, 2023Updated 2 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- The official re-implementation of the Neurips 2021 paper, "Targeted Neural Dynamical Modeling".☆11Mar 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Jun 10, 2020Updated 5 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago
- A MIPS32 CPU implemented by VHDL☆30Apr 28, 2013Updated 13 years ago
- [CVPR'20] ZeroQ Mixed-Precision implementation (unofficial): A Novel Zero Shot Quantization Framework☆14Dec 16, 2020Updated 5 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆21Dec 13, 2024Updated last year
- ICML2019 Accepted Paper. Overcoming Multi-Model Forgetting☆14Jun 5, 2019Updated 6 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- Official PyTorch implementation of "Evolving Search Space for Neural Architecture Search"☆12Aug 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project is the official implementation of our accepted IEEE TPAMI paper Diverse Sample Generation: Pushing the Limit of Data-free Qu…☆15Feb 26, 2023Updated 3 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- ☆13Oct 26, 2023Updated 2 years ago
- [ICCV 2025] Task-Specific Zero-shot Quantization-Aware Training for Object Detection☆25Sep 26, 2025Updated 7 months ago
- ☆22Jan 19, 2023Updated 3 years ago
- Generate testbench for your verilog module.☆39Apr 3, 2018Updated 8 years ago
- MathPrompter Implementation: This repository hosts an implementation based on the 'MathPrompter: Mathematical Reasoning Using Large Langu…☆15Apr 12, 2025Updated last year