Marco-Winzker / Image-Generator-for-FPGA-Evaluation-Board
Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern generator for a lane detection circuit.
☆10Updated 5 years ago
Alternatives and similar repositories for Image-Generator-for-FPGA-Evaluation-Board:
Users that are interested in Image-Generator-for-FPGA-Evaluation-Board are comparing it to the libraries listed below
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Lecture about FIR filter on an FPGA☆12Updated 11 months ago
- USB Full Speed PHY☆44Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- ☆15Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆76Updated last year
- simple hyperram controller☆11Updated 6 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Video Stream Scaler☆40Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆68Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆33Updated 9 years ago
- ☆33Updated last year
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆16Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆13Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆32Updated 4 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago