cederom / nuttx-fpgaLinks
Apache NuttX RTOS on FPGA
☆14Updated last year
Alternatives and similar repositories for nuttx-fpga
Users that are interested in nuttx-fpga are comparing it to the libraries listed below
Sorting:
- Löwe FPGA Board☆12Updated last year
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆29Updated 11 months ago
- ☆17Updated last month
- Kuchen Computer☆23Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated 2 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- IP submodules, formatted for easier CI integration☆29Updated last year
- Demonstration of the YoWASP toolchain being used with Visual Studio Code to program a Radiona ULX3S board☆11Updated last year
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆21Updated 11 months ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆15Updated last month
- Open source Logic Analyzer based on LiteX SoC☆26Updated 2 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆29Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆46Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Icestudio collection for standard Input-Output in different devices☆14Updated 11 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Demo board for TT4 and beyond☆21Updated 3 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- 2-layer FPGA development board with ZYNQ 7010/7020 400-pin BGA.☆19Updated 8 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- ☆36Updated 9 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆32Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- ☆23Updated 2 years ago