Alternatives and similar repositories for nuttx-fpga

Users that are interested in nuttx-fpga are comparing it to the libraries listed below

• machdyne / lowe
  Löwe FPGA Board
  ☆12Updated last year
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆21Updated 3 years ago
• FPGAwars / Collection-stdio
  Icestudio collection for standard Input-Output in different devices
  ☆14Updated 11 months ago
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated last year
• machdyne / kuchen
  Kuchen Computer
  ☆23Updated 11 months ago
• openXC7 / openXC7-snap
  snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support
  ☆28Updated 10 months ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆35Updated last year
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆25Updated 2 years ago
• olofk / qerv
  ☆16Updated 3 weeks ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆17Updated 2 years ago
• dan-rodrigues / pico-hx
  PCB combining Raspberry Pi Pico and iCE40 FPGA
  ☆32Updated last year
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆30Updated 2 years ago
• machdyne / zucker
  Zucker SOC
  ☆14Updated 5 months ago
• antmicro / ecp5-dc-scm
  Experimental Lattice ECP5-driven Data Center Security Communication Module
  ☆21Updated 10 months ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated 3 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated 3 weeks ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆19Updated last year
• jevinskie / riscv-smol-linux-kernel
  Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM
  ☆24Updated 2 years ago
• stnolting / wb_spi_bridge
  🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).
  ☆21Updated 3 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆33Updated 3 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆17Updated last year
• j-core / j-core-ice40
  J-core SOC for ice40 FPGA
  ☆20Updated 5 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆38Updated 3 years ago
• cbalint13 / m-blanc
  MBLANC: mini Board Lab and Companion
  ☆11Updated 2 years ago
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆25Updated last month
• Wren6991 / DOOMSoC
  A SoC for DOOM
  ☆17Updated 4 years ago
• rxrbln / picorv32
  PicoRV32 - A Size-Optimized RISC-V CPU
  ☆24Updated 4 years ago
• myriadrf / LimeSDR_GW
  LiteX-based gateware for LimeSDR boards.
  ☆13Updated last week