implementing a Recurrent Neural Network with binarized weight format on FPGA
☆22Sep 3, 2017Updated 8 years ago
Alternatives and similar repositories for rnn-fpga
Users that are interested in rnn-fpga are comparing it to the libraries listed below
Sorting:
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- Final year project☆19May 16, 2017Updated 8 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Xilinx Deep Learning IP☆94May 10, 2021Updated 4 years ago
- ☆109Jul 19, 2019Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Simulating implement of LeNet network on Zynq-7020 FPGA☆30Mar 11, 2019Updated 6 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Workshop@work☆10Oct 4, 2016Updated 9 years ago
- ☆14Feb 25, 2025Updated last year
- ☆35Sep 12, 2019Updated 6 years ago
- Peking University Embedded Microprocessor System Lesson’s all Homework☆10Dec 28, 2021Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- AlphaGo代码☆11Apr 25, 2016Updated 9 years ago
- ML.NET playground☆13Jun 14, 2019Updated 6 years ago
- A C# program that takes pictures at different focus distances and reconstructs a 3D model from the stack☆29Nov 22, 2013Updated 12 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Lightweight .NET Core library for generating SQL statements from plain objects with advanced features and mapping support☆14Feb 2, 2018Updated 8 years ago
- TensorFlow frozen forward model to plain C++ converter☆10Aug 7, 2018Updated 7 years ago
- library binary for media codec☆12Jun 19, 2015Updated 10 years ago
- Take pictures using a NOIR camera and adjust for day / night conditions☆10Apr 14, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- PlutoSDR BSP build system based on buildroot☆10Sep 19, 2017Updated 8 years ago
- Heart-shaped flashlight PCB for Ariella☆13Sep 2, 2017Updated 8 years ago
- Sketching utility like Processing for Unity.☆12Nov 27, 2016Updated 9 years ago
- ☆11May 5, 2015Updated 10 years ago
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 9 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Unofficial PyTorch Implementation of OpenAI's GPT-3☆13Apr 11, 2022Updated 3 years ago
- Convert images to OpenSCAD contours☆20Oct 23, 2019Updated 6 years ago