MinLiAmoy / rnn-fpgaLinks
implementing a Recurrent Neural Network with binarized weight format on FPGA
☆22Updated 7 years ago
Alternatives and similar repositories for rnn-fpga
Users that are interested in rnn-fpga are comparing it to the libraries listed below
Sorting:
- verilog CNN generator for FPGA☆34Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆107Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- ☆89Updated 5 years ago
- ☆84Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆14Updated 9 years ago
- ☆44Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Updated 8 years ago
- ☆66Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Updated 8 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago