MinLiAmoy / rnn-fpgaLinks
implementing a Recurrent Neural Network with binarized weight format on FPGA
☆22Updated 7 years ago
Alternatives and similar repositories for rnn-fpga
Users that are interested in rnn-fpga are comparing it to the libraries listed below
Sorting:
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆89Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- ☆108Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆44Updated 5 years ago
- ☆84Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 7 years ago
- ☆119Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆182Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- ☆143Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Updated 7 years ago
- ☆66Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆308Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Updated 7 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆273Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Generator of verilog description for FPGA MobileNet implementation☆172Updated 3 years ago
- Verilog Generator of Neural Net Digit Detector for FPGA☆311Updated 2 years ago