MinLiAmoy / rnn-fpgaLinks
implementing a Recurrent Neural Network with binarized weight format on FPGA
☆22Updated 7 years ago
Alternatives and similar repositories for rnn-fpga
Users that are interested in rnn-fpga are comparing it to the libraries listed below
Sorting:
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- ☆88Updated 5 years ago
- ☆45Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆54Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆66Updated 3 years ago
- ☆14Updated 9 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- ☆107Updated 5 years ago
- ☆84Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 8 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆216Updated 6 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆119Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago