MinLiAmoy / rnn-fpga
implementing a Recurrent Neural Network with binarized weight format on FPGA
☆22Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for rnn-fpga
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- verilog CNN generator for FPGA☆32Updated 3 years ago
- ☆86Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆28Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆101Updated 5 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆104Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆151Updated 7 years ago
- ☆64Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆51Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆20Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆172Updated 7 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆207Updated 5 years ago
- Jupyter notebook examples on image classification with quantized neural networks☆67Updated 4 years ago
- ☆45Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- ☆55Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago