LEAP-FPGA / leap-documentationLinks
☆23Updated 9 years ago
Alternatives and similar repositories for leap-documentation
Users that are interested in leap-documentation are comparing it to the libraries listed below
Sorting:
- Architect's workbench☆10Updated 9 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 4 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆88Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆82Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- pcie-bench code for NetFPGA/VCU709 cards☆43Updated 7 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago