LEAP-FPGA / leap-documentationLinks
☆24Updated 9 years ago
Alternatives and similar repositories for leap-documentation
Users that are interested in leap-documentation are comparing it to the libraries listed below
Sorting:
- Architect's workbench☆10Updated 9 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- ☆88Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆81Updated 3 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- DyRACT Open Source Repository☆16Updated 9 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆64Updated 2 years ago