☆23Feb 23, 2016Updated 10 years ago
Alternatives and similar repositories for leap-documentation
Users that are interested in leap-documentation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆180Oct 16, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Statistics on GPUs☆33Sep 22, 2026Updated 2 weeks ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Main page☆35Feb 12, 2020Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 10 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- Intel specific developments☆22Apr 8, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Examples for running software on Intel Xeon Phi Co-Processors☆20Feb 24, 2016Updated 10 years ago
- Python for Scientific Computing on Intel's Xeon Phi MIC Platform☆25Feb 1, 2014Updated 12 years ago
- Container repository for Rigel architecture tools☆17Mar 13, 2012Updated 14 years ago
- Python bindings for OpenSHMEM☆27Sep 6, 2026Updated last month
- A detailed michroarchitectural x86 simulator☆61Apr 14, 2017Updated 9 years ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 10 years ago
- Binary Ninja Plugin for RISC-V☆15Nov 29, 2023Updated 2 years ago
- Microarchitecture diagrams of several CPUs☆58Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆13Aug 20, 2014Updated 12 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Source of BLAS via BLIS☆13May 24, 2026Updated 4 months ago
- Common Trace Format requirements and specifications☆11Feb 7, 2023Updated 3 years ago
- Pre-release of SHOC for Intel Xeon Phi☆23Sep 1, 2015Updated 11 years ago
- Argonne Leadership Computing Facility OpenCL tutorial☆10Aug 22, 2025Updated last year
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆77Apr 2, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- QUICK, a GPU-enabled ab intio quantum chemistry software. Now move to the main branch: https://github.com/merzlab/QUICK☆11Jan 19, 2015Updated 11 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- C library containing high resolution timer implementation for several platforms.☆10Oct 20, 2020Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Dec 20, 2019Updated 6 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆93Sep 24, 2026Updated 2 weeks ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆17Aug 16, 2023Updated 3 years ago