☆23Feb 23, 2016Updated 10 years ago
Alternatives and similar repositories for leap-documentation
Users that are interested in leap-documentation are comparing it to the libraries listed below
Sorting:
- Architect's workbench☆10May 5, 2016Updated 9 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Connectal is a framework for software-driven hardware development.☆178Oct 16, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Jul 8, 2017Updated 8 years ago
- Linux userland tool to read and write arbitrary memory locations☆12Feb 17, 2023Updated 3 years ago
- Library and accelerator backend☆15Updated this week
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Microarchitecture diagrams of several CPUs☆47Mar 14, 2026Updated last week
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Statistics on GPUs☆33Sep 8, 2025Updated 6 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Intel specific developments☆22Apr 8, 2021Updated 4 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Multiplication using AVX512 and AVX512IFMA instructions☆23Nov 9, 2015Updated 10 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆44Updated this week
- Main page☆32Feb 12, 2020Updated 6 years ago
- Base code and optimized code for the benchmarks used in the PolyMage paper published at ASPLOS 2015☆20Jun 14, 2016Updated 9 years ago
- Examples for running software on Intel Xeon Phi Co-Processors☆18Feb 24, 2016Updated 10 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- ☆105Jun 27, 2022Updated 3 years ago
- A Snack-based Python console UI that reads screen configurations from a file.☆25Sep 21, 2013Updated 12 years ago
- A detailed michroarchitectural x86 simulator☆62Apr 14, 2017Updated 8 years ago
- Binary Ninja Plugin for RISC-V☆14Nov 29, 2023Updated 2 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Jan 12, 2016Updated 10 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- ☆13Oct 30, 2025Updated 4 months ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Feb 4, 2022Updated 4 years ago
- Argonne Leadership Computing Facility OpenCL tutorial☆10Aug 22, 2025Updated 6 months ago
- DyRACT Open Source Repository☆16May 4, 2016Updated 9 years ago
- C++ to OpenCL C Source-to-source Translation☆13Feb 15, 2014Updated 12 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Plugin for VCV Rack☆15Dec 6, 2021Updated 4 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆88Updated this week
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆30Dec 9, 2015Updated 10 years ago