LEAP-FPGA / leap-documentation
☆23Updated 8 years ago
Alternatives and similar repositories for leap-documentation:
Users that are interested in leap-documentation are comparing it to the libraries listed below
- Architect's workbench☆9Updated 8 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆84Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- ☆12Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆86Updated 3 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 6 months ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆46Updated 8 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆64Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated 3 months ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆73Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆44Updated 5 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 2 years ago