LEAP-FPGA / leap-documentationLinks
☆24Updated 9 years ago
Alternatives and similar repositories for leap-documentation
Users that are interested in leap-documentation are comparing it to the libraries listed below
Sorting:
- Architect's workbench☆10Updated 9 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- CAPI SNAP Framework Hardware and Software☆109Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- Documentation for the BOOM processor☆47Updated 8 years ago
- ☆88Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 5 months ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- OmniXtend cache coherence protocol☆82Updated last month
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 10 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆69Updated 10 months ago
- ☆103Updated 3 years ago
- ☆63Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆144Updated last month
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆80Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago