LEAP-FPGA / leap-documentation
☆24Updated 9 years ago
Alternatives and similar repositories for leap-documentation:
Users that are interested in leap-documentation are comparing it to the libraries listed below
- Architect's workbench☆9Updated 8 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Connectal is a framework for software-driven hardware development.☆168Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆78Updated 3 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆86Updated 2 years ago
- Parallel Array of Simple Cores. Multicore processor.☆97Updated 5 years ago
- ReconOS - Operating System for Reconfigurable Hardware☆29Updated 3 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 3 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆12Updated 9 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago