ikwzm / SECURE_HASHLinks
SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).
☆12Updated 8 years ago
Alternatives and similar repositories for SECURE_HASH
Users that are interested in SECURE_HASH are comparing it to the libraries listed below
Sorting:
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- A Tcl-based CAD Tool Framework for Xilinx's Vivado Design Suite☆43Updated 6 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- Python interface to PCIE☆40Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Updated 2 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated last year
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- ☆21Updated 9 years ago
- Hardware Snappy decompressor☆11Updated last year
- ☆18Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Updated last year
- Python tools for processing Verilog files☆10Updated 13 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14Updated 9 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Generic Logic Interfacing Project☆47Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 11 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year