SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).
☆12Oct 14, 2017Updated 8 years ago
Alternatives and similar repositories for SECURE_HASH
Users that are interested in SECURE_HASH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DES cracking machine on FPGA☆19Jul 7, 2019Updated 6 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A VHDL implementation of SipHash☆13Feb 19, 2015Updated 11 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Feb 7, 2018Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 2 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- ☆14Sep 8, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- C#に 作り変えました☆12Mar 16, 2025Updated last year
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 4 months ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- RV32I Implementation on TangNano9K☆11Dec 24, 2022Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago