ikwzm / SECURE_HASHLinks
SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).
☆12Updated 7 years ago
Alternatives and similar repositories for SECURE_HASH
Users that are interested in SECURE_HASH are comparing it to the libraries listed below
Sorting:
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated last year
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Updated 10 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆17Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 8 months ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Updated 9 years ago
- ☆21Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 11 months ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Updated 9 years ago
- Python tools for processing Verilog files☆10Updated 13 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 10 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Hardware Snappy decompressor☆11Updated last year