jbornschein / soc-lm32
Open source/hardware SoC plattform based on the lattice mico 32 softcore
☆14Updated 14 years ago
Related projects ⓘ
Alternatives and complementary repositories for soc-lm32
- CRUVI Standard Specifications☆17Updated 6 months ago
- ☆20Updated 2 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Xilinx Virtual Cable Daemon☆19Updated 5 years ago
- Simplified environment for litex☆13Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆24Updated 4 years ago
- A collection of portable hardware modules☆26Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- Small footprint and configurable SPI core☆39Updated 3 weeks ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- SD device emulator from ProjectVault☆14Updated 5 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆18Updated 6 years ago
- A CIC filter implemented in Verilog☆21Updated 9 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last week
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 5 years ago
- ☆40Updated 4 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- FPGA development platform for high-performance RF and digital design☆31Updated 8 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆17Updated 6 years ago
- ☆43Updated 8 months ago