jbornschein / soc-lm32Links
Open source/hardware SoC plattform based on the lattice mico 32 softcore
☆15Updated 15 years ago
Alternatives and similar repositories for soc-lm32
Users that are interested in soc-lm32 are comparing it to the libraries listed below
Sorting:
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- SD device emulator from ProjectVault☆17Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Updated 6 years ago
- verilog core for ws2812 leds☆33Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago
- DVI to LVDS Verilog converter☆24Updated 9 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- FPGA development platform for high-performance RF and digital design☆32Updated 9 years ago
- Open Hardware Zynq System on Module☆30Updated 10 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Updated 7 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆19Updated 6 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 5 years ago
- Freecores website☆19Updated 8 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Small footprint and configurable SPI core☆46Updated last week
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Updated 11 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago