jbornschein / soc-lm32Links
Open source/hardware SoC plattform based on the lattice mico 32 softcore
☆15Updated 15 years ago
Alternatives and similar repositories for soc-lm32
Users that are interested in soc-lm32 are comparing it to the libraries listed below
Sorting:
- Xilinx Virtual Cable Daemon☆20Updated 5 years ago
- DVI to LVDS Verilog converter☆24Updated 9 years ago
- Open Source ZYNQ Board☆31Updated 10 years ago
- SD device emulator from ProjectVault☆17Updated 6 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Small footprint and configurable SPI core☆43Updated last week
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 5 years ago
- released krtkl schematics☆57Updated 7 years ago
- Open Hardware Zynq System on Module☆30Updated 10 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 5 years ago
- ☆42Updated 5 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- Sample minimal Vivado project for Parallella FPGA☆44Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A collection of portable hardware modules☆27Updated 10 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Updated 6 years ago
- Simple but Small Frame Grabber☆38Updated 3 years ago
- Simplified environment for litex☆14Updated 5 years ago
- ☆65Updated 11 years ago