Alternatives and similar repositories for soc-lm32

Users that are interested in soc-lm32 are comparing it to the libraries listed below

• julbouln / dvi_lvds
  DVI to LVDS Verilog converter
  ☆25Updated 9 years ago
• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆31Updated 10 years ago
• apertus-open-source-cinema / alpha-hardware
  Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)
  ☆22Updated 11 years ago
• matrix-io / matrix-creator-fpga
  Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
  ☆28Updated 6 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆42Updated 3 years ago
• mattvenn / ws2812-core
  verilog core for ws2812 leds
  ☆35Updated 4 years ago
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆20Updated 6 years ago
• fusesoc / sd_device
  SD device emulator from ProjectVault
  ☆18Updated 6 years ago
• Poofjunior / HardwareModules
  A collection of portable hardware modules
  ☆27Updated 10 years ago
• RHSResearchLLC / xvcd
  Xilinx Virtual Cable Daemon
  ☆20Updated 6 years ago
• timvideos / HDMI2USB-numato-opsis-sample-code
  Example code for the Numato Opsis board, the first HDMI2USB production board.
  ☆57Updated 7 years ago
• AnttiLukats / OZOM-Model-A
  Open Hardware Zynq System on Module
  ☆31Updated 10 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆23Updated 10 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆23Updated 4 years ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆53Updated 2 years ago
• Elphel / x393
  mirror of https://git.elphel.com/Elphel/x393
  ☆40Updated 2 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆21Updated 10 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆37Updated 6 years ago
• ericgineer / CIC
  A CIC filter implemented in Verilog
  ☆25Updated 10 years ago
• myriadrf / STREAM
  FPGA development platform for high-performance RF and digital design
  ☆32Updated 10 years ago
• ObKo / USBCore
  USB Full-Speed/Hi-Speed Device Controller core for FPGA
  ☆32Updated 5 years ago
• krtkl / open-source-schematics
  released krtkl schematics
  ☆58Updated 7 years ago
• HarmonInstruments / verilog
  ☆20Updated 3 years ago
• electronut / learn-fpga
  Learn FPGAs by building interesting hardware projects.
  ☆25Updated 3 years ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆46Updated 3 weeks ago
• enjoy-digital / daisho
  Test of the USB3 IP Core from Daisho on a Xilinx device
  ☆100Updated 6 years ago
• circuitvalley / Cypress-FX3-USB3
  Project related to Cypress FX3 USB 3.0 Controller published on
  ☆15Updated 6 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆58Updated 2 years ago
• myriadrf / FreeSRP_GW
  The FPGA design for the FreeSRP's Artix 7 FPGA
  ☆26Updated 8 years ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆72Updated 8 years ago