Architech-Silica / Zynq-Configuration-ControllerLinks
A configuration controller solution allowing a Zynq device to configure downstream FPGAs
☆14Updated 9 years ago
Alternatives and similar repositories for Zynq-Configuration-Controller
Users that are interested in Zynq-Configuration-Controller are comparing it to the libraries listed below
Sorting:
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 9 months ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- Testbenches for HDL projects☆20Updated last week
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- Zynq PR Management☆13Updated 9 years ago
- spi memory controller☆22Updated 8 years ago
- ☆18Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 7 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆30Updated 8 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 9 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- ☆32Updated 2 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆17Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago