This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
☆16Jan 13, 2016Updated 10 years ago
Alternatives and similar repositories for OPENCL_EXAMPLES_ZEDBOARD
Users that are interested in OPENCL_EXAMPLES_ZEDBOARD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Zynq Workshop for Beginners☆33May 21, 2015Updated 11 years ago
- Instructions and packages for Zybo compatibility to Pynq☆16Dec 10, 2018Updated 7 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 9 years ago
- verilog/FPGA hardware description for very simple GPU☆17Apr 9, 2019Updated 7 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆23Apr 4, 2022Updated 4 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- ☆27Jul 6, 2018Updated 8 years ago
- openairinterface.org: World’s Most Complete Open Source LTE Base Station (eNB) Software !☆20Sep 21, 2015Updated 11 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- Ipipe patched kernel 4.9.80 source with xenomai 3 for raspberry pi 2, 3 (include 3b+)☆16Sep 11, 2018Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆174Nov 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 7 years ago
- ZedBoard Bare Metal examples☆22Dec 3, 2020Updated 5 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Official repository for "DEnsity: Open-domain Dialogue Evaluation Metric using Density Estimation (ACL2023 Findings)"☆11May 23, 2023Updated 3 years ago
- Repository for community designed mezzanine boards for the 96boards specification.☆32Jan 14, 2022Updated 4 years ago
- A machine learning library capable of training various deep neural networks (RNNs, LSTMs, DBNs, ect...) on a GPU. It makes use of auto-di…☆10Aug 28, 2018Updated 8 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Oct 4, 2026Updated last week
- riscv uclinux☆15Aug 9, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Rigol DP832 GUI Example☆21Mar 26, 2016Updated 10 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- Phased Array Radar☆14Aug 15, 2012Updated 14 years ago
- A multi-board Extended Kalman Filter (EKF)☆34Sep 23, 2018Updated 8 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- STM32 PMSM☆15Sep 29, 2017Updated 9 years ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 8 years ago
- Additional Stuff for Qt Quick Controls 2, to make it work event better☆14Oct 7, 2017Updated 9 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 12 years ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 9 years ago
- A Audio Interface for the Zedboard☆30Apr 13, 2015Updated 11 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆43Oct 15, 2019Updated 6 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆17Jun 24, 2021Updated 5 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago