umaurmi / OPENCL_EXAMPLES_ZEDBOARDLinks
This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
☆16Updated 9 years ago
Alternatives and similar repositories for OPENCL_EXAMPLES_ZEDBOARD
Users that are interested in OPENCL_EXAMPLES_ZEDBOARD are comparing it to the libraries listed below
Sorting:
- ☆19Updated 4 years ago
- Adding PR to the PYNQ Overlay☆19Updated 8 years ago
- ☆18Updated 7 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- ☆31Updated 4 years ago
- ☆21Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- ☆36Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆27Updated 4 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆59Updated 5 months ago
- MIPI CSI-2 RX☆37Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆103Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- minimal code to access ps DDR from PL☆21Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆40Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- ☆24Updated 8 years ago