umaurmi / OPENCL_EXAMPLES_ZEDBOARDLinks
This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
☆16Updated 9 years ago
Alternatives and similar repositories for OPENCL_EXAMPLES_ZEDBOARD
Users that are interested in OPENCL_EXAMPLES_ZEDBOARD are comparing it to the libraries listed below
Sorting:
- Adding PR to the PYNQ Overlay☆18Updated 8 years ago
- ☆18Updated 4 years ago
- ☆23Updated 8 years ago
- ☆18Updated 7 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32Updated 6 years ago
- ☆31Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- MIPI CSI-2 RX☆35Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆26Updated 4 years ago
- ☆36Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Video Stream Scaler☆40Updated 11 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated last year
- Real-Time Image Processing for ASIC/FGPA☆19Updated 3 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆22Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆73Updated last year