This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
☆16Jan 13, 2016Updated 10 years ago
Alternatives and similar repositories for OPENCL_EXAMPLES_ZEDBOARD
Users that are interested in OPENCL_EXAMPLES_ZEDBOARD are comparing it to the libraries listed below
Sorting:
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- Instructions and packages for Zybo compatibility to Pynq☆15Dec 10, 2018Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Jan 23, 2016Updated 10 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq-Zybo:PYNQ-Z1 Altera:de0-nano-soc:de1…☆168Nov 12, 2025Updated 3 months ago
- ☆35Mar 10, 2021Updated 4 years ago
- PSAS Standard Operating Procedures and launch day instructions☆14Aug 5, 2020Updated 5 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- 爬取商品评论并对商品评论进行情感分类☆10Aug 14, 2017Updated 8 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- A multi-board Extended Kalman Filter (EKF)☆32Sep 23, 2018Updated 7 years ago
- Repositorio utilizado para el Curso de Hadoop en Platzi☆11Dec 9, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- example files to follow the MOOC on RTL-SDR☆12Mar 18, 2017Updated 8 years ago
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- 一个用于在protobuf格式与可见的json、xml、text等格式之间进行格式转换的库☆11Nov 7, 2017Updated 8 years ago
- A Claude Code skill for structured, spec-driven development with phase-by-phase workflow and living documentation☆26Feb 16, 2026Updated 2 weeks ago
- Canonical normalizing flows☆10Apr 30, 2019Updated 6 years ago
- A C# program that takes pictures at different focus distances and reconstructs a 3D model from the stack☆29Nov 22, 2013Updated 12 years ago
- Migrated to Codeberg☆95Jul 6, 2017Updated 8 years ago
- IIoT-SPYN gives users the ability to control, monitor, capture data, visualize and analyze industrial grade motors☆44Mar 19, 2020Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆41Oct 15, 2019Updated 6 years ago
- Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz☆197Apr 7, 2018Updated 7 years ago
- GPS&BD2卫星导航系统模拟信号源☆11Aug 6, 2015Updated 10 years ago
- ☆11Apr 13, 2022Updated 3 years ago
- Sketching utility like Processing for Unity.☆12Nov 27, 2016Updated 9 years ago
- Official repository for "DEnsity: Open-domain Dialogue Evaluation Metric using Density Estimation (ACL2023 Findings)"☆11May 23, 2023Updated 2 years ago