umaurmi / OPENCL_EXAMPLES_ZEDBOARD
This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.
☆16Updated 9 years ago
Alternatives and similar repositories for OPENCL_EXAMPLES_ZEDBOARD:
Users that are interested in OPENCL_EXAMPLES_ZEDBOARD are comparing it to the libraries listed below
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆18Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 7 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- Zynq Workshop for Beginners☆28Updated 9 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆64Updated 4 months ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench