Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features
☆74Jan 30, 2026Updated 8 months ago
Alternatives and similar repositories for SIMT-GPU-Core
Users that are interested in SIMT-GPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated last month
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 6 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- SystemVerilog language-oriented exercises☆31Jun 30, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 4 months ago
- ☆24Jul 6, 2026Updated 3 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆258Feb 11, 2025Updated last year
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 18, 2026Updated last week
- ☆11Jul 9, 2025Updated last year
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated 2 months ago
- Voodoo-1 3D graphics chipset in SystemVerilog☆31Sep 9, 2026Updated last month
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆14Jan 22, 2025Updated last year
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- ☆27Oct 14, 2026Updated last week
- An inhouse RISC-V 32-bits CPU☆22Oct 14, 2026Updated last week
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆38Mar 28, 2026Updated 6 months ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆109Oct 9, 2026Updated 2 weeks ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- ☆12Oct 14, 2026Updated last week
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- ☆19Mar 25, 2023Updated 3 years ago
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- A fixed function pipeline GPU☆39Mar 18, 2026Updated 7 months ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RTL Design and Verification☆24Jan 4, 2021Updated 5 years ago
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆19Apr 26, 2026Updated 5 months ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- Foundation AI - Reinforcement Learning Library☆14Updated this week
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆74Aug 12, 2026Updated 2 months ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 months ago