Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features
☆75Jan 30, 2026Updated 9 months ago
Alternatives and similar repositories for SIMT-GPU-Core
Users that are interested in SIMT-GPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- WaveEye is an AXI4-Lite protocol root cause analysis tool that explains why a violation must occur by identifying missing inter-FSM depen…☆13Mar 30, 2026Updated 7 months ago
- An RTL implementation of a SIMT GPU Core☆33Jun 18, 2026Updated 4 months ago
- SystemVerilog language-oriented exercises☆34Jun 30, 2026Updated 4 months ago
- Generic testbench for RISC-V CPUs☆12Dec 13, 2025Updated 11 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆24Jul 6, 2026Updated 4 months ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆258Feb 11, 2025Updated last year
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- ☆17Sep 14, 2025Updated last year
- ☆11Jul 9, 2025Updated last year
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated 2 weeks ago
- int4 transformer implementation, + custom TPU hardware design.☆14Sep 15, 2026Updated 2 months ago
- Superscalar dual-issue RISC-V processor☆20Aug 4, 2026Updated 3 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 9 months ago
- ☆11Dec 3, 2025Updated 11 months ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- ☆10Aug 30, 2024Updated 2 years ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- FROST (FPGA RISC-V Open-sourced in SystemVerilog by TwoSigma)☆15Updated this week
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- ☆27Nov 5, 2026Updated last week
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆40Mar 28, 2026Updated 7 months ago
- ☆12Updated this week
- A Chisel verison of the tiny-gpu project, with more verification codes than original implementation☆15Jan 22, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 8 months ago
- Voodoo-1 3D graphics chipset in SystemVerilog☆32Sep 9, 2026Updated 2 months ago
- VIP for AXI Protocol☆187May 24, 2022Updated 4 years ago
- 100Gbps FPGA UDP Engine on Xilinx Zynq Ultrascale+ MPSoC☆12Dec 18, 2025Updated 10 months ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆110Oct 9, 2026Updated last month
- ☆19Mar 25, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- ☆17Jun 25, 2026Updated 4 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- A fixed function pipeline GPU☆41Mar 18, 2026Updated 7 months ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆15Jul 18, 2026Updated 3 months ago
- SystemVerilog implemention of the TAGE branch predictor☆15May 26, 2021Updated 5 years ago
Are these results useful?