Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features
☆70Jan 30, 2026Updated 5 months ago
Alternatives and similar repositories for SIMT-GPU-Core
Users that are interested in SIMT-GPU-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated last month
- ☆32Jun 18, 2026Updated last month
- SystemVerilog language-oriented exercises☆28Jun 30, 2026Updated 3 weeks ago
- ☆23Jul 6, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆29Mar 28, 2026Updated 4 months ago
- Superscalar dual-issue RISC-V processor☆19Jul 21, 2026Updated last week
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆25Jan 24, 2026Updated 6 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 4 months ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆99Jul 19, 2026Updated last week
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 5 years ago
- ☆10Aug 30, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Agile Hardware Design Course☆15Nov 17, 2025Updated 8 months ago
- VIP for AXI Protocol☆181May 24, 2022Updated 4 years ago
- ☆12Updated this week
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆43Dec 5, 2019Updated 6 years ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆62Jul 22, 2026Updated last week
- ☆19Mar 25, 2023Updated 3 years ago
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- A Single Cycle Risc-V 32 bit CPU☆76Jan 14, 2026Updated 6 months ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository consists of all chipdev.io practice questions☆27Oct 11, 2023Updated 2 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 7 months ago
- ☆21May 8, 2025Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated last week
- VerilogAI – A specialized chatbot for Verilog. Supports code generation, debugging, and explanation with custom prompt engineering and AP…☆18Apr 26, 2026Updated 3 months ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,356Apr 3, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Library of FPGA architectures☆34Jul 20, 2026Updated last week
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆29Apr 6, 2026Updated 3 months ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year
- Chameleon: A Multiplier-Free Temporal Convolutional Network Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Da…☆27Mar 5, 2026Updated 4 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆249Feb 11, 2025Updated last year
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago