Alternatives and similar repositories for algos:

Users that are interested in algos are comparing it to the libraries listed below

• nbulsi / also
  A logic synthesis tool
  ☆72Updated 2 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆21Updated last month
• santoshsmalagi / Benchmarks
  A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.
  ☆42Updated last month
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆24Updated 5 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆102Updated 3 months ago
• zshi0616 / python-deepgate
  ☆22Updated 7 months ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆25Updated 2 years ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆80Updated 7 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆25Updated last month
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆40Updated 3 months ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆13Updated 3 years ago
• zshi0616 / DeepGate2
  ☆28Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆174Updated 5 months ago
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆35Updated 11 months ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆82Updated last year
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆66Updated 5 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆123Updated 4 months ago
• abk-openroad / BST-DME
  Bounded-Skew DME v1.3
  ☆14Updated 6 years ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆122Updated 6 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆19Updated last month
• TimingPredict / Dataset
  Timing prediction dataset download and instructions.
  ☆13Updated last year
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆26Updated 2 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆26Updated 3 months ago
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆17Updated 2 years ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆49Updated 4 years ago
• sathvikbhat / vlsi_physical_design_automation
  A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
  ☆11Updated 3 years ago
• liangrj2014 / ISPD24_contest
  ☆20Updated last month
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆53Updated 4 years ago
• mgwoo / RePlAce
  ☆10Updated 2 years ago