lauchinyuan / FPGA_DDR3_Ctrl
An AXI DDR3 SDRAM controller for FPGA
☆31Updated last year
Alternatives and similar repositories for FPGA_DDR3_Ctrl:
Users that are interested in FPGA_DDR3_Ctrl are comparing it to the libraries listed below
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆46Updated last year
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated 2 weeks ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- ☆9Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆17Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆53Updated this week
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- 帧差法运动目标检测，基于ZYNQ7020☆61Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- verilog☆21Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- 该作品为2024年FPGA创新设计大赛（上海安路科技赛道）国一作品☆19Updated 2 months ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- 视频旋转（2019FPGA大赛）☆33Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- fpga i2c slave verilog hdl rtl☆13Updated 9 years ago
- ☆17Updated 2 years ago
- ☆18Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- ☆28Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- ☆36Updated 9 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago