lauchinyuan / FPGA_DDR3_CtrlLinks
An AXI DDR3 SDRAM controller for FPGA
☆39Updated last year
Alternatives and similar repositories for FPGA_DDR3_Ctrl
Users that are interested in FPGA_DDR3_Ctrl are comparing it to the libraries listed below
Sorting:
- 学习AXI接口，以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- FPGA Technology Exchange Group相关文件管理☆47Updated last week
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆48Updated 5 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆27Updated last year
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- ☆36Updated 9 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆10Updated 5 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆25Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- verilog☆21Updated 2 years ago
- 这是使用FPGA开发CMOS的两个真实项目，之前的fpga_design仅是一个未完善的版本，同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆20Updated last year
- ☆17Updated last month
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- 【例程】国产高云FPGA 开发板及其工程☆33Updated 10 months ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆26Updated last month
- LMS sound filtering by Verilog☆40Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 10 months ago