An AXI DDR3 SDRAM controller for FPGA
☆50Dec 30, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_DDR3_Ctrl
Users that are interested in FPGA_DDR3_Ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆29Aug 17, 2021Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆97Feb 28, 2018Updated 8 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- This open-source repository aims to stitch several separate video streams into a single video using DDR3/4 storage via the AXI interface.…☆21Oct 28, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- verilog实现CLAHE（限制对比度 自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆20Apr 30, 2026Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14May 15, 2023Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆247Nov 29, 2023Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- OTFS Modulation FPGA Implementation (Verilog Version)☆16Mar 25, 2025Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆134Oct 25, 2021Updated 4 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆31Jan 23, 2021Updated 5 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- ☆21Mar 25, 2026Updated 4 months ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Video compression systems☆24Jul 17, 2014Updated 12 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Opensource DDR3 Controller☆472Jun 12, 2026Updated 2 months ago
- Xilinx FPGA PCIe 保 姆级教程 ——基于 PCIe XDMA IP核☆839Sep 14, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- ☆23Jan 16, 2026Updated 7 months ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆27Dec 17, 2022Updated 3 years ago