lauchinyuan / FPGA_DDR3_CtrlLinks
An AXI DDR3 SDRAM controller for FPGA
☆41Updated last year
Alternatives and similar repositories for FPGA_DDR3_Ctrl
Users that are interested in FPGA_DDR3_Ctrl are comparing it to the libraries listed below
Sorting:
- FPGA Technology Exchange Group相关文件管理☆53Updated last week
- ☆25Updated 3 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛（高云赛 道）项目，题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- 学习AXI接口，以及xilinx DDR3 IP使用☆38Updated 8 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆32Updated last year
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆10Updated 5 years ago
- ☆38Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆75Updated 3 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆49Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆64Updated 6 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆111Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器，用于通用数据压缩。☆87Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆24Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- verilog☆21Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- ☆19Updated 3 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆28Updated 4 years ago
- ☆31Updated 5 years ago