An AXI DDR3 SDRAM controller for FPGA
☆50Dec 30, 2023Updated 2 years ago
Alternatives and similar repositories for FPGA_DDR3_Ctrl
Users that are interested in FPGA_DDR3_Ctrl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Oct 15, 2023Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 6 years ago
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 6 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆31Aug 8, 2020Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- 七路图像在FPGA中实现拼接，代码会不断添加进来。☆30Aug 17, 2021Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- An inserted spectrum analyzer based on Zynq-7000, which uses scheme for FPGA+ARM standalone.☆27Apr 30, 2023Updated 3 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆60Oct 9, 2024Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 5 months ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆20Oct 28, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆28Dec 17, 2022Updated 3 years ago
- ☆14May 15, 2023Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆252Nov 29, 2023Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆38Mar 13, 2025Updated last year
- A FPGA layer 2 network switch with the unique ability of having virtual ports that can transmit and receive UDP data.☆13Jul 24, 2026Updated 2 months ago
- OTFS Modulation FPGA Implementation (Verilog Version)☆17Mar 25, 2025Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆134Oct 25, 2021Updated 4 years ago
- round robin arbiter☆78Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆25Nov 8, 2019Updated 6 years ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- ☆21Mar 25, 2026Updated 6 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Video compression systems☆24Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆37Dec 4, 2025Updated 10 months ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Opensource DDR3 Controller☆487Sep 12, 2026Updated last month
- Maltlab based software GNSS receiver for Nooelec SDR front ends☆14Mar 4, 2025Updated last year
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆863Sep 14, 2023Updated 3 years ago
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago