j-marjanovic / pp-sp-linux-driverLinks
☆15Updated 4 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
Sorting:
- ☆51Updated 4 years ago
- ☆18Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- ☆55Updated 3 years ago
- ☆55Updated 3 years ago
- ☆45Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆84Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- ☆22Updated 3 years ago
- Quartus Lite docker☆38Updated 5 years ago
- Portable HyperRAM controller☆65Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆32Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- HDMI core in Chisel HDL☆53Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago