☆16Oct 30, 2021Updated 4 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Oct 30, 2021Updated 4 years ago
- ☆18May 24, 2021Updated 5 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆53May 10, 2020Updated 6 years ago
- Various examples for Chisel HDL☆33Mar 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Mar 18, 2020Updated 6 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆210Sep 9, 2023Updated 2 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- A DSL for Linear Temporal Logic + Interface with Z3 for solving☆11Mar 12, 2015Updated 11 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 7 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- Plug & Play.☆57Jun 26, 2026Updated 2 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- 通用IO测试工程，用于捡垃圾测试IO。与BSDL需要对引脚输入不同，该工程只需要确定时钟输入，然后自动向每个IO发送指定字符串，因此只需要将串口接入任意IO查看输出即可☆19Updated this week
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- A debugger / emulator for Ghidra☆15Oct 30, 2019Updated 6 years ago
- YPCB-00338-1P1 Hack☆132Jan 1, 2025Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆18Jan 30, 2023Updated 3 years ago
- Library of FPGA architectures☆34Aug 10, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆41Jan 7, 2022Updated 4 years ago
- Make RSS feeds from Youtube playlists/channels☆11Jan 15, 2023Updated 3 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Feb 28, 2026Updated 6 months ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- FPU Generator☆20Aug 15, 2026Updated 2 weeks ago
- ☆15Sep 23, 2020Updated 5 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- A Customized ASIC framework for Retro Stuff☆32Updated this week
- ☆13Dec 7, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- Implementation of the docker client API in Tcl☆16Aug 6, 2025Updated last year
- Simple library to interface with Hitachi-compatible character LCDs for the Sipeed Tang Nano 4K Gowin FPGA board.☆10Aug 13, 2022Updated 4 years ago
- LVGL ported to Ambiq Apollo series SoC, including various display and touchpad drivers☆20Jul 17, 2026Updated last month
- A tiniest ASIC GPU that can render only two texture mapped triangles☆30Jan 2, 2026Updated 8 months ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago