j-marjanovic / pp-sp-linux-driverLinks
☆14Updated 3 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 years ago
- Some materials and sample source for RV32 OS projects.☆22Updated 3 years ago
- ☆18Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Reverse engineering the XC2064 FPGA☆78Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Updated 9 months ago
- 妖刀夢渡☆59Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- ☆53Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 6 months ago
- Quartus Lite docker☆39Updated 4 years ago
- OpenGL 1.x implementation for FPGAs☆92Updated this week
- Various examples for Chisel HDL☆30Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- LatticeMico32 soft processor☆106Updated 10 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- ☆21Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- Small footprint and configurable SPI core☆42Updated 3 weeks ago
- USB 1.1 Device IP Core