j-marjanovic / pp-sp-linux-driverLinks
☆14Updated 3 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 years ago
- ☆18Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Updated 11 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆23Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- 妖刀夢渡☆59Updated 6 years ago
- DisplayPort IP-core☆72Updated 2 months ago
- Some materials and sample source for RV32 OS projects.☆22Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- OpenGL 1.x implementation for FPGAs☆96Updated this week
- PCIe analyzer experiments☆61Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆33Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆50Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Updated 5 years ago
- Various examples for Chisel HDL☆30Updated 3 years ago
- HDMI core in Chisel HDL☆51Updated last year
- ☆53Updated 3 years ago
- Small footprint and configurable SPI core☆42Updated 2 months ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- ☆45Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆44Updated 5 years ago