j-marjanovic / pp-sp-linux-driverLinks
☆15Updated 4 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
Sorting:
- ☆51Updated 4 years ago
- ☆18Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated last year
- DisplayPort IP-core☆83Updated last month
- Small footprint and configurable SPI core☆46Updated last month
- ☆45Updated 3 years ago
- ☆54Updated 3 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆43Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆67Updated 2 years ago
- ☆33Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- FPGA GPU design for DE1-SoC☆73Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated this week
- Various examples for Chisel HDL☆30Updated 3 years ago
- ☆54Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Tiny tips for Colorlight i5 FPGA board☆63Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 3 years ago
- ☆22Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆111Updated this week
- A configurable USB 2.0 device core☆32Updated 5 years ago