j-marjanovic / pp-sp-linux-driver
☆11Updated 3 years ago
Alternatives and similar repositories for pp-sp-linux-driver:
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
- ☆41Updated 3 years ago
- ☆16Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Quartus Lite docker☆39Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- 妖刀夢渡☆59Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- Prebuilt images for Linux for the Pano Logic G2☆13Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆30Updated 2 months ago
- Experiments with Yosys cxxrtl backend☆47Updated 2 weeks ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ☆15Updated last year
- PCIe analyzer experiments☆49Updated 4 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- ☆63Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- This is a higan/Verilator co-simulation example/framework☆49Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago