j-marjanovic / pp-sp-linux-driverLinks
☆14Updated 4 years ago
Alternatives and similar repositories for pp-sp-linux-driver
Users that are interested in pp-sp-linux-driver are comparing it to the libraries listed below
Sorting:
- ☆51Updated 4 years ago
- ☆18Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated last year
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Some materials and sample source for RV32 OS projects.☆21Updated 3 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆52Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆45Updated 2 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆32Updated 8 months ago
- ☆53Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- ☆53Updated 3 years ago
- DisplayPort IP-core☆82Updated 2 months ago
- Various examples for Chisel HDL☆29Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- Quartus Lite docker☆38Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Reverse engineering the XC2064 FPGA☆82Updated 4 years ago
- Small footprint and configurable SPI core☆46Updated last week
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 8 months ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- 妖刀夢渡☆63Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆41Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Updated 2 years ago
- OpenGL 1.x implementation for FPGAs☆105Updated last week
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago