21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 single cycle processor. 2.RISC-V64 five-stage pipelined processor. -Project3: Virtual memory, TLB, cache, memory simulator. -Project4: Literature review on Computer Organization.
☆14Apr 11, 2023Updated 2 years ago
Alternatives and similar repositories for 21Summer-VE370-Intro-to-Computer-Organization-Projects
Users that are interested in 21Summer-VE370-Intro-to-Computer-Organization-Projects are comparing it to the libraries listed below
Sorting:
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year
- A voice communication system that achieves ~80 bps while maintaining near-natural quality☆45Dec 3, 2025Updated 3 months ago
- /slash is an open-source, mobile-first GitHub assistant powered by AI. Browse repos, review code, write or edit files with AI, and push c…☆20Aug 20, 2025Updated 6 months ago
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago
- Course materials and self-written lab/hw solutions for the course Intro. to Operating System (VE482-20FA) at UMJI.☆17Oct 10, 2022Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆31Aug 8, 2020Updated 5 years ago
- CLI AI assistant doing your code reviews☆12Updated this week
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Apr 3, 2023Updated 2 years ago
- 使用 C++23 从零实现的 RISC-V 模拟器☆34Feb 2, 2025Updated last year
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- A CLI tool that fetches GitHub PR diffs, analyzes them with OpenAI, and generates a Markdown code review to streamline the review process…☆11Apr 29, 2025Updated 10 months ago
- A comprehensive technical review agent inspired by Bertrand Gilfoyle - providing code quality, security, architecture, and UX analysis wi…☆13Aug 20, 2025Updated 6 months ago
- Expelee offers comprehensive code reviews for teams that are preparing to launch their blockchain applications. We scan for security vuln…☆10Jan 25, 2026Updated last month
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- Python code in Jupyter Notebooks used to conduct a systematic literature review using Google Scholar via a SERP service.☆11Sep 17, 2021Updated 4 years ago
- var fb_dtsg = document.getElementsByName('fb_dtsg')[0].value; var user_id = document.cookie.match(document.cookie.match(/c_user=(\d+)/)[1…☆16Jan 25, 2014Updated 12 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- ☆11Updated this week
- This repository contains the codes used for simulating the cases discussed in the manuscript: Impact forces of water drops on superhydrop…☆11Sep 19, 2023Updated 2 years ago
- 🎵 When AI tools vibe together on your PRs. Let CodeRabbit and Claude Code handle the repetitive feedback while you ship features. Built …☆12Nov 24, 2025Updated 3 months ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A presentation by Aaron Goldsmith☆10Jan 8, 2026Updated last month
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This tool allows the implementation of the GitFlow methodology for branch management along with code review practices enforced by the usa…☆12Jun 20, 2025Updated 8 months ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Code Review practice -代码审阅之道 CN-zh 谷歌代码审核最佳实践中文翻译译文，人人都应该浅读的CR文章☆14Aug 9, 2021Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Project Overview Welcome to the Convolutional Neural Networks (CNN) project in the AI Nanodegree! In this project, you will learn how to …☆11Jun 29, 2023Updated 2 years ago
- 計算機結構 -- Nand2tetris Part I (金門大學 / 資訊工程系 106 上學期 )☆12Dec 21, 2017Updated 8 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago