j-marjanovic / otma-pin-reLinks
☆18Updated 4 years ago
Alternatives and similar repositories for otma-pin-re
Users that are interested in otma-pin-re are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 5 years ago
- ☆46Updated 3 years ago
- ☆46Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- ☆22Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆33Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆55Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ☆45Updated 2 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆60Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆65Updated 2 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- YPCB-00338-1P1 Hack☆47Updated 5 months ago