j-marjanovic / otma-pin-reLinks
☆18Updated 4 years ago
Alternatives and similar repositories for otma-pin-re
Users that are interested in otma-pin-re are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆42Updated 5 years ago
- ☆50Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- ☆46Updated 3 years ago
- ☆33Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- ☆23Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- Small footprint and configurable SPI core☆43Updated this week
- ☆45Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆61Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 3 months ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago