j-marjanovic / otma-pin-re
☆18Updated 3 years ago
Alternatives and similar repositories for otma-pin-re:
Users that are interested in otma-pin-re are comparing it to the libraries listed below
- ☆45Updated 3 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆45Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆38Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- ☆33Updated 2 years ago
- ☆45Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆26Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆20Updated last year
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆22Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆31Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆96Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆62Updated last month
- Experimental flows using nextpnr for Xilinx devices☆44Updated last week
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- YPCB-00338-1P1 Hack☆39Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆55Updated 2 years ago