j-marjanovic / otma-pin-reLinks
☆18Updated 4 years ago
Alternatives and similar repositories for otma-pin-re
Users that are interested in otma-pin-re are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago
- ☆51Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆53Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆41Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 8 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- YPCB-00338-1P1 Hack☆72Updated 10 months ago
- ☆45Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Small footprint and configurable SPI core☆46Updated last week
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- ☆22Updated 3 years ago
- ☆33Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆82Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated last week
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year