j-marjanovic / otma-pin-reLinks
☆18Updated 4 years ago
Alternatives and similar repositories for otma-pin-re
Users that are interested in otma-pin-re are comparing it to the libraries listed below
Sorting:
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆44Updated 5 years ago
 - ☆50Updated 4 years ago
 - Change part number or package in a Xilinx 7-series FPGA bitstream☆41Updated 5 years ago
 - Bitstream relocation and manipulation tool.☆47Updated 2 years ago
 - ☆53Updated 3 years ago
 - A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
 - Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
 - Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
 - ☆22Updated 3 years ago
 - Small footprint and configurable SPI core☆46Updated 2 weeks ago
 - FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
 - ☆32Updated 2 years ago
 - PicoRV☆43Updated 5 years ago
 - Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
 - Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
 - Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
 - USB Full Speed PHY☆46Updated 5 years ago
 - A configurable USB 2.0 device core☆32Updated 5 years ago
 - YPCB-00338-1P1 Hack☆70Updated 10 months ago
 - Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 11 months ago
 - LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
 - DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
 - ☆45Updated 2 years ago
 - Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 2 years ago
 - IEEE P1735 decryptor for VHDL☆37Updated 10 years ago
 - ☆53Updated 3 years ago
 - ☆18Updated 5 years ago
 - USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
 - Nitro USB FPGA core☆86Updated last year
 - Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago