☆18May 24, 2021Updated 4 years ago
Alternatives and similar repositories for otma-pin-re
Users that are interested in otma-pin-re are comparing it to the libraries listed below
Sorting:
- ☆52Oct 30, 2021Updated 4 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆50May 10, 2020Updated 5 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆183Sep 9, 2023Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆66Nov 12, 2022Updated 3 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆13Apr 21, 2022Updated 3 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- ☆55Mar 27, 2022Updated 3 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Xilinx Virtual Cable implementation for ESP32☆38Jul 23, 2021Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆71Nov 21, 2021Updated 4 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 6 months ago
- FPGA referrence implementation for aion equihash 2109☆16Aug 1, 2018Updated 7 years ago
- ☆20Nov 7, 2019Updated 6 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆25May 31, 2020Updated 5 years ago
- Verilog Language Extension for Visual Studio☆20Jan 14, 2026Updated last month
- ☆27Feb 15, 2025Updated last year
- YPCB-00338-1P1 Hack☆82Jan 1, 2025Updated last year
- Collected resources and getting started with Azure PCIe FPGA device☆41Feb 24, 2025Updated last year
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆178Jan 16, 2026Updated last month
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆76May 19, 2025Updated 9 months ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- Configuration and Programs for activating IMU data on Emlid Reach☆11Feb 4, 2018Updated 8 years ago
- Various JTAG boundary scan tools☆36Dec 1, 2020Updated 5 years ago
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Analysing result obtained using quite different RL algorithm☆13Sep 5, 2019Updated 6 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago