Alternatives and similar repositories for PearlRiver:

Users that are interested in PearlRiver are comparing it to the libraries listed below

• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆30Updated 6 years ago
• libresilicon / process
  ☆91Updated 5 years ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆98Updated 10 months ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• leviathanch / SITCON
  Slides for the talk I have very soon
  ☆12Updated 6 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last month
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆45Updated last year
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 5 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• leviathanch / libresiliconprocess
  ☆29Updated 5 years ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆142Updated last year
• twilco / twilco.github.io
  My blog — https://twilco.github.io
  ☆11Updated 3 months ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆117Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆41Updated 6 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆27Updated 5 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 3 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 4 years ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 5 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆35Updated 2 years ago
• q3k / qfc
  q3k's hardware monorepo
  ☆16Updated 2 years ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆168Updated 4 years ago