libresilicon / PearlRiverLinks
1st Testwafer for LibreSilicon
☆28Updated 6 years ago
Alternatives and similar repositories for PearlRiver
Users that are interested in PearlRiver are comparing it to the libraries listed below
Sorting:
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- ☆91Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Free open source EDA tools☆66Updated 6 years ago
- Copyleftist's Standard Cell Library☆99Updated last year
- The Antikernel operating system project☆119Updated 5 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- My blog — https://twilco.github.io☆11Updated 10 months ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Betrusted main SoC design☆147Updated 3 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- ☆30Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated last week
- Libre Silicon Compiler☆22Updated 4 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- RISC-V XBitmanip Extension☆25Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 10 months ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- Open source software for chip reverse engineering.☆170Updated 5 years ago