Alternatives and similar repositories for PearlRiver

Users that are interested in PearlRiver are comparing it to the libraries listed below

• leviathanch / qtflow
  A Qt5 based free VLSI development tool
  ☆31Updated 7 years ago
• libresilicon / process
  ☆91Updated 6 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• chipforge / StdCellLib
  Copyleftist's Standard Cell Library
  ☆99Updated last year
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆75Updated 5 years ago
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆26Updated 6 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• twilco / twilco.github.io
  My blog — https://twilco.github.io
  ☆11Updated 9 months ago
• betrusted-io / betrusted-soc
  Betrusted main SoC design
  ☆143Updated last month
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆97Updated 3 years ago
• foshardware / lsc
  Libre Silicon Compiler
  ☆22Updated 4 years ago
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆37Updated 4 years ago
• SRI-CSL / l3riscv
  An executable specification of the RISCV ISA in L3.
  ☆42Updated 6 years ago
• scarv / xcrypto
  XCrypto: a cryptographic ISE for RISC-V
  ☆93Updated 2 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• leviathanch / libresiliconprocess
  ☆29Updated 6 years ago
• nitram2342 / degate
  Open source software for chip reverse engineering.
  ☆170Updated 4 years ago
• rubund / graywolf
  ☆112Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated last week
• valptek / v586
  586 compatible soft core for FPGA in verilog with AXI4 interface
  ☆15Updated 8 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• SanDisk-Open-Source / riscv-fw-infrastructure
  Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...
  ☆53Updated 3 years ago
• chipforge / PearlRiver
  1st Testwafer for LibreSilicon
  ☆15Updated 6 years ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago