libresilicon / PearlRiver
1st Testwafer for LibreSilicon
☆28Updated 5 years ago
Alternatives and similar repositories for PearlRiver:
Users that are interested in PearlRiver are comparing it to the libraries listed below
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- ☆91Updated 5 years ago
- Free open source EDA tools☆66Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Copyleftist's Standard Cell Library☆98Updated last year
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- Project Trellis database☆13Updated last year
- Betrusted embedded controller (UP5K)☆45Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- OpenFPGA☆33Updated 7 years ago
- Slides for the talk I have very soon☆12Updated 6 years ago
- ☆10Updated 5 years ago
- coreboot for HiFive1☆12Updated 7 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 5 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- Software, tools, documentation for Vegaboard platform☆64Updated 5 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- A bit-serial CPU☆18Updated 5 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- IRSIM switch-level simulator for digital circuits☆33Updated 3 weeks ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago