Alternatives and similar repositories for tf-parser

Users that are interested in tf-parser are comparing it to the libraries listed below

• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆35Updated last week
• dan-fritchman / Layout21
  Integrated Circuit Layout
  ☆57Updated 11 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆49Updated last year
• zao111222333 / liberty-db
  Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter
  ☆23Updated last week
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆52Updated 5 years ago
• leonardt / fault
  A Python package for testing hardware (part of the magma ecosystem)
  ☆47Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆44Updated 5 months ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆18Updated 9 months ago
• Kuree / cgra_pnr
  Fast PnR toolchain for CGRA
  ☆18Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• chipsalliance / fpga-interchange-schema
  ☆59Updated 3 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆119Updated 8 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated last year
• Raamakrishnan / verilog-filelist-parser
  A Verilog Filelist parser in Rust
  ☆11Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated 2 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆71Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆43Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• broccolimicro / loom
  design and verification of asynchronous circuits
  ☆42Updated 2 weeks ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated 3 weeks ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆38Updated 3 weeks ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆65Updated last week
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆51Updated last year
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆34Updated 2 months ago
• NVlabs / GL0AM
  GL0AM GPU Accelerated Gate Level Logic Simulator
  ☆30Updated 5 months ago