wrcad / xictools
XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆155Updated this week
Alternatives and similar repositories for xictools:
Users that are interested in xictools are comparing it to the libraries listed below
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆113Updated last week
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆211Updated 6 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆117Updated last year
- The Xyce™ Parallel Electronic Simulator☆34Updated 2 weeks ago
- An innovative Verilog-A compiler☆139Updated 6 months ago
- Verilog-A simulation models☆64Updated last month
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- Superconductor Circuit Simulator☆81Updated 2 weeks ago
- Open-source version of SLiCAP, implemented in python☆35Updated 2 months ago
- Converts GDSII files to STL files.☆37Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆259Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆198Updated 3 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆362Updated this week
- Hardware Description Library☆75Updated 2 weeks ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆92Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 8 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated 2 weeks ago
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆43Updated 9 years ago
- Circuit Automatic Characterization Engine☆47Updated 2 weeks ago
- BAG framework☆40Updated 6 months ago
- ☆142Updated 8 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 6 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 3 months ago
- SiEPIC EBeam PDK & Library, for SiEPIC-Tools and KLayout☆220Updated this week
- ☆79Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 2 weeks ago
- An innovative Verilog-A compiler☆17Updated last month
- ADMS is a code generator for the Verilog-AMS language☆97Updated 2 years ago