XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆181Jun 2, 2026Updated last month
Alternatives and similar repositories for xictools
Users that are interested in xictools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Superconductor Circuit Simulator☆105Dec 19, 2025Updated 7 months ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Python wrapper for WRspice circuit simulation☆16Mar 29, 2023Updated 3 years ago
- A C++ VLSI circuit schematic and layout database library☆16Jul 1, 2024Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆72Jul 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RSFQ cell library☆45Mar 21, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- ☆370Jul 5, 2026Updated 2 weeks ago
- The Xyce™ Parallel Electronic Simulator☆159Jun 1, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆480Jul 15, 2026Updated last week
- The Berkeley JSIM superconducting spice simulator☆14Sep 20, 2017Updated 8 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Library☆95Feb 17, 2026Updated 5 months ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 8 years ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆19Apr 23, 2010Updated 16 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- Quantum Circuit Analyzer Tool☆57Apr 8, 2025Updated last year
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- Top level CedarEDA integration package☆26Oct 22, 2024Updated last year
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆93Dec 18, 2024Updated last year
- An innovative Verilog-A compiler☆191Aug 20, 2024Updated last year
- Skill language interpreter☆75Aug 24, 2020Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆21Jan 12, 2026Updated 6 months ago
- Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.☆486Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 5 months ago
- Frequency domain, multi-tone harmonic balance, simulation of scattering parameters and noise in nonlinear circuits containing Josephson j…☆91Jun 23, 2026Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆54Nov 26, 2015Updated 10 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago