wrcad / xictoolsLinks
XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆178Updated 3 weeks ago
Alternatives and similar repositories for xictools
Users that are interested in xictools are comparing it to the libraries listed below
Sorting:
- Verilog-A simulation models☆89Updated last month
- An innovative Verilog-A compiler☆175Updated last year
- ADMS is a code generator for some of Verilog-A☆102Updated 3 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆239Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated last week
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- The Xyce™ Parallel Electronic Simulator☆105Updated 2 weeks ago
- skywater 130nm pdk☆37Updated last week
- An innovative Verilog-A compiler☆33Updated this week
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated 3 weeks ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- ☆85Updated 3 years ago
- Hardware Description Library☆88Updated 8 months ago
- Circuit Automatic Characterization Engine☆51Updated 10 months ago
- BAG framework☆41Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆424Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆54Updated this week
- Parsing and generating popular formats of circuit netlist☆38Updated 3 years ago
- Skill language interpreter☆72Updated 5 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆301Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 8 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆50Updated 10 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- ☆22Updated 4 years ago