wrcad / xictoolsLinks
XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆173Updated 3 weeks ago
Alternatives and similar repositories for xictools
Users that are interested in xictools are comparing it to the libraries listed below
Sorting:
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆229Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated last week
- Verilog-A simulation models☆78Updated 3 weeks ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆123Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆48Updated last month
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- An innovative Verilog-A compiler☆28Updated 2 months ago
- ADMS is a code generator for some of Verilog-A☆99Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆80Updated this week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Converts GDSII files to STL files.☆37Updated last year
- Parsing and generating popular formats of circuit netlist☆35Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- Open-source version of SLiCAP, implemented in python☆36Updated 9 months ago
- Hardware Description Library☆82Updated 4 months ago
- An innovative Verilog-A compiler☆163Updated last year
- Qrouter detail router for digital ASIC designs☆56Updated 4 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆400Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated 2 months ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- ☆180Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆69Updated last month
- ☆22Updated 4 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆82Updated 8 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆38Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆20Updated last year
- skywater 130nm pdk☆32Updated this week
- Skill language interpreter☆67Updated 5 years ago
- Converts GDSII files to STL files.☆47Updated 5 years ago