Alternatives and similar repositories for xictools:

Users that are interested in xictools are comparing it to the libraries listed below

• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆116Updated last month
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆118Updated 2 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆149Updated 8 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆71Updated 4 months ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆221Updated 8 months ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 5 months ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 11 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated last month
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆42Updated 10 months ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆52Updated 2 years ago
• JoeyDelp / JoSIM
  Superconductor Circuit Simulator
  ☆84Updated last month
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆86Updated 2 weeks ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆276Updated last month
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆378Updated this week
• Xyce / Xyce
  The Xyce™ Parallel Electronic Simulator
  ☆56Updated this week
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆62Updated last month
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆78Updated last month
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆62Updated this week
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated 2 weeks ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆62Updated 2 months ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆23Updated 4 years ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆110Updated last week
• bluecheetah / bag
  BAG framework
  ☆40Updated 9 months ago
• HomerReid / libGDSII
  C++ library and command-line utility for reading GDSII geometry files
  ☆45Updated 4 years ago
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆208Updated 6 months ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆105Updated last week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆324Updated this week
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆33Updated 2 years ago
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆31Updated 9 months ago