wrcad / xictools
XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆142Updated this week
Related projects: ⓘ
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆195Updated last month
- The Xyce™ Parallel Electronic Simulator☆383Updated last month
- Superconductor Circuit Simulator☆74Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆110Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆105Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆312Updated this week
- An innovative Verilog-A compiler☆122Updated last month
- Open-source version of SLiCAP, implemented in python☆32Updated this week
- Fork from https://sourceforge.net/projects/gds3d☆65Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆184Updated 4 months ago
- ☆116Updated 3 months ago
- Open-source version of the Genius Semiconductor Device Simulator☆117Updated 4 years ago
- The Berkeley Model and Algorithm Prototyping Platform☆14Updated 2 years ago
- KLayout technology files for Skywater SKY130☆37Updated last year
- Python script to convert image files to GDSII files☆54Updated 2 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last year
- RSFQ cell library☆35Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆229Updated 3 weeks ago
- Generic Process Design Kit for Gdsfactory☆16Updated 4 months ago
- Converts GDSII files to STL files.☆35Updated 9 months ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆40Updated 8 years ago
- A simple but powerful Python package for creating photolithography masks in the GDSII format.☆88Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆56Updated this week
- A tiny Python package to parse spice raw data files.☆43Updated last year
- Verilog-A simulation models☆49Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆190Updated this week
- Reads a Cadence techfile into KLayout and produces layer properties from it☆23Updated 10 months ago
- BAG framework☆41Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆275Updated this week
- ADMS is a code generator for the Verilog-AMS language☆91Updated last year