XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆181Nov 17, 2025Updated 4 months ago
Alternatives and similar repositories for xictools
Users that are interested in xictools are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Superconductor Circuit Simulator☆102Dec 19, 2025Updated 3 months ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Python wrapper for WRspice circuit simulation☆13Mar 29, 2023Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Updated this week
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- RSFQ cell library☆45Mar 21, 2023Updated 3 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Characterizer☆32Nov 19, 2025Updated 4 months ago
- The Berkeley JSIM superconducting spice simulator☆14Sep 20, 2017Updated 8 years ago
- ☆342Jan 13, 2026Updated 2 months ago
- The Xyce™ Parallel Electronic Simulator☆118Feb 23, 2026Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆451Updated this week
- Hardware Description Library☆90Feb 17, 2026Updated last month
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆131Feb 3, 2026Updated last month
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆54Mar 13, 2025Updated last year
- Quantum Circuit Analyzer Tool☆57Apr 8, 2025Updated 11 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆90Dec 18, 2024Updated last year
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- An innovative Verilog-A compiler - reloaded☆41Feb 26, 2026Updated 3 weeks ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 2 months ago
- An innovative Verilog-A compiler☆182Aug 20, 2024Updated last year
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆49Updated this week
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.☆461Mar 13, 2026Updated last week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆53Nov 26, 2015Updated 10 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago