XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.
☆181Nov 17, 2025Updated 3 months ago
Alternatives and similar repositories for xictools
Users that are interested in xictools are comparing it to the libraries listed below
Sorting:
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 24, 2026Updated last week
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Superconductor Circuit Simulator☆101Dec 19, 2025Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆339Jan 13, 2026Updated last month
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- RSFQ cell library☆45Mar 21, 2023Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago
- Python wrapper for WRspice circuit simulation☆13Mar 29, 2023Updated 2 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆130Feb 3, 2026Updated last month
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Dec 18, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- An innovative Verilog-A compiler☆181Aug 20, 2024Updated last year
- KiCad symbol library for sky130 and gf180mcu PDKs☆34Feb 14, 2024Updated 2 years ago
- An innovative Verilog-A compiler - reloaded☆39Updated this week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- The Berkeley JSIM superconducting spice simulator☆13Sep 20, 2017Updated 8 years ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆40Jun 10, 2021Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- KLayout Main Sources☆1,056Updated this week
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Apr 23, 2010Updated 15 years ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week