RISC-V support for LLVM projects (LLVM, Clang, ...)
☆277Jul 26, 2024Updated 2 years ago
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SiFive's LLVM working tree☆88Jul 18, 2024Updated 2 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆120Feb 10, 2021Updated 5 years ago
- ☆414Jul 11, 2026Updated 2 months ago
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆10Mar 15, 2016Updated 10 years ago
- ☆113Jul 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Mar 21, 2026Updated 6 months ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V simulator for x86-64☆726Feb 5, 2022Updated 4 years ago
- ☆14Sep 20, 2017Updated 9 years ago
- Toy RISC-V LLVM backend☆32Aug 15, 2022Updated 4 years ago
- ☆27Apr 12, 2019Updated 7 years ago
- RISC-V Specific Device Tree Documentation☆44Jul 9, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,233Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CI system for premerge-testing in LLVM project☆43Jun 5, 2025Updated last year
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 7 years ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆21Dec 3, 2020Updated 5 years ago
- RISCV Rust Toolchain☆119Jul 24, 2018Updated 8 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Tool to create Tock Application Bundles from ELF files.☆18Aug 12, 2026Updated last month
- Circuit IR Compilers and Tools☆2,239Updated this week
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- ☆29Aug 28, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- LLVM Profiling Visualization☆85Jan 11, 2022Updated 4 years ago
- ☆367May 22, 2023Updated 3 years ago
- RISC-V Proxy Kernel☆708Oct 2, 2025Updated 11 months ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 7 years ago
- A RISC-V ELF psABI Document☆856Aug 13, 2026Updated last month
- ☆15Jul 5, 2018Updated 8 years ago
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆25Nov 26, 2018Updated 7 years ago
- GNU toolchain for RISC-V, including GCC☆4,618Aug 27, 2026Updated 3 weeks ago
- A collection of out-of-tree LLVM passes for teaching and learning☆3,436Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Feb 18, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Apr 29, 2019Updated 7 years ago
- LLVM Backend tutorial Cpu0☆28Nov 5, 2023Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆279Dec 28, 2021Updated 4 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago