Alternatives and similar repositories for riscv-llvm

Users that are interested in riscv-llvm are comparing it to the libraries listed below

• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆211Updated last year
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆125Updated 4 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆151Updated last week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆154Updated 3 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆706Updated 3 years ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆419Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated 2 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆148Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆149Updated last year
• riscv / sail-riscv
  Sail RISC-V model
  ☆573Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆229Updated 7 months ago
• embench / embench-iot
  The main Embench repository
  ☆284Updated 10 months ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆158Updated 5 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆196Updated last year
• riscv-non-isa / rvv-intrinsic-doc
  ☆339Updated last week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆644Updated 3 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆777Updated last week
• Jonathan2251 / lbd
  ☆375Updated this week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆122Updated 2 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆326Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆486Updated 2 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆391Updated 9 months ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 3 years ago
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆117Updated 7 months ago
• frasercrmck / llvm-leg
  ☆111Updated 4 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆181Updated last year
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆465Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆269Updated last week
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆101Updated 6 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 2 months ago