RISC-V support for LLVM projects (LLVM, Clang, ...)
☆277Jul 26, 2024Updated last year
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below
Sorting:
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆121Feb 10, 2021Updated 5 years ago
- ☆404Feb 17, 2026Updated 2 weeks ago
- ☆111Jul 11, 2021Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Toy RISC-V LLVM backend☆30Aug 15, 2022Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- RISCV Rust Toolchain☆118Jul 24, 2018Updated 7 years ago
- RISC-V Specific Device Tree Documentation☆42Jul 9, 2024Updated last year
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- ☆17Dec 19, 2025Updated 2 months ago
- ☆14Sep 20, 2017Updated 8 years ago
- ☆27Apr 12, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- ☆373May 22, 2023Updated 2 years ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Apr 29, 2019Updated 6 years ago
- RISC-V Proxy Kernel☆687Oct 2, 2025Updated 5 months ago
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- make a LLVM Toy RISC-V backend step by step☆12Feb 28, 2024Updated 2 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 6 years ago
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- A simple example of how LLVM can be used to gather static or dynamic facts about a program.☆73Dec 28, 2025Updated 2 months ago
- Proxy LLVM calls into Rust own shared library in runtime☆34Mar 21, 2024Updated last year
- Circuit IR Compilers and Tools☆2,044Updated this week
- LLDB bindings for Rust.☆18Jun 14, 2025Updated 8 months ago
- Design space for LLVM/Clang work☆45Jun 14, 2012Updated 13 years ago
- ☆11Mar 7, 2022Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- RISC-V port of GNU's libc☆72Mar 19, 2021Updated 4 years ago
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Feb 18, 2023Updated 3 years ago
- LLVM Profiling Visualization☆84Jan 11, 2022Updated 4 years ago
- Working draft of the proposed RISC-V V vector extension☆1,072Mar 17, 2024Updated last year
- Rocket Chip Generator☆3,696Updated this week
- Modular register allocator algorithms☆105Oct 4, 2022Updated 3 years ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆271Dec 28, 2021Updated 4 years ago
- ☆17Apr 18, 2019Updated 6 years ago