lowRISC / riscv-llvmLinks
RISC-V support for LLVM projects (LLVM, Clang, ...)
☆273Updated last year
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below
Sorting:
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆153Updated 2 weeks ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- Working draft of the proposed RISC-V Bitmanipulation extension☆215Updated last year
- RISC-V Packed SIMD Extension☆150Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆155Updated 3 years ago
- ☆148Updated last year
- ☆343Updated this week
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆477Updated last year
- RISC-V Proxy Kernel☆656Updated 3 weeks ago
- RISC-V simulator for x86-64☆710Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- ☆111Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- ☆381Updated this week
- RiVEC Bencmark Suite☆120Updated 9 months ago
- The main Embench repository☆288Updated 11 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- Simple machine mode program to probe RISC-V control and status registers☆123Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆275Updated this week
- Sail RISC-V model☆597Updated this week
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆150Updated 3 years ago
- RISC-V Opcodes☆790Updated 2 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆179Updated 3 months ago
- Documentation of the RISC-V C API☆77Updated last month
- RiscyOO: RISC-V Out-of-Order Processor☆160Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance