lowRISC / riscv-llvmLinks
RISC-V support for LLVM projects (LLVM, Clang, ...)
☆267Updated 10 months ago
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below
Sorting:
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated last week
- Working draft of the proposed RISC-V Bitmanipulation extension☆211Updated last year
- RISC-V simulator for x86-64☆706Updated 3 years ago
- ☆150Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆152Updated 3 years ago
- ☆372Updated this week
- RISC-V Packed SIMD Extension☆146Updated last year
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Sail RISC-V model☆552Updated last week
- educational microarchitectures for risc-v isa☆714Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆259Updated last year
- RISC-V backports for binutils-gdb. Development is done upstream at the FSF.☆149Updated 2 years ago
- The main Embench repository☆281Updated 9 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆457Updated last year
- RISC-V Torture Test☆195Updated 10 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆268Updated this week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- ☆109Updated 3 years ago
- RiVEC Bencmark Suite☆116Updated 6 months ago
- ☆335Updated last month
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 5 months ago
- RISC-V architecture concurrency model litmus tests☆78Updated last week
- Vitis HLS LLVM source code and examples☆388Updated 7 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆415Updated 3 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- RISC-V cryptography extensions standardisation work.☆388Updated last year