lowRISC / riscv-llvm

Related projects: ⓘ

• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆203Updated 5 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆142Updated last week
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆123Updated 3 years ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆428Updated this week
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆83Updated 2 months ago
• riscv / riscv-ovpsim
  ☆98Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 6 months ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆143Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆246Updated 11 months ago
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆383Updated 5 months ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆282Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆392Updated 2 years ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆672Updated 2 years ago
• Jonathan2251 / lbd
  ☆326Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆210Updated last week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆147Updated 2 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆581Updated last week
• rems-project / sail
  Sail architecture definition language
  ☆588Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆163Updated 2 months ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆237Updated this week
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆670Updated this week
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆88Updated 3 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆138Updated 10 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆454Updated last week
• riscv-ovpsim / imperas-riscv-tests
  ☆154Updated 9 months ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆116Updated last year
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 9 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• frasercrmck / llvm-leg
  ☆105Updated 3 years ago
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆91Updated 5 years ago