lowRISC / riscv-llvm

Related projects ⓘ

Alternatives and complementary repositories for riscv-llvm

• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆145Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆204Updated 8 months ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆123Updated 3 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• sifive / riscv-llvm
  SiFive's LLVM working tree
  ☆83Updated 4 months ago
• riscv-non-isa / rvv-intrinsic-doc
  ☆295Updated this week
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆594Updated last month
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 8 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆217Updated this week
• riscv-software-src / riscv-tests
  ☆898Updated this week
• shioyadan / Konata
  Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…
  ☆397Updated 7 months ago
• riscv / sail-riscv
  Sail RISC-V model
  ☆461Updated last week
• Jonathan2251 / lbd
  ☆341Updated last month
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆681Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆459Updated 2 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆585Updated 2 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆357Updated last year
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆247Updated last week
• RALC88 / riscv-vectorized-benchmark-suite
  RiVEC Bencmark Suite
  ☆104Updated 2 weeks ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆250Updated last year
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆731Updated 3 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆396Updated 2 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆149Updated 2 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆699Updated last week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆167Updated 4 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆544Updated 3 months ago
• frasercrmck / llvm-leg
  ☆107Updated 3 years ago
• riscv-ovpsim / imperas-riscv-tests
  ☆161Updated 11 months ago