lowRISC / riscv-llvmLinks
RISC-V support for LLVM projects (LLVM, Clang, ...)
☆269Updated last year
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below
Sorting:
- Working draft of the proposed RISC-V Bitmanipulation extension☆214Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆152Updated last week
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- ☆147Updated last year
- RISC-V Packed SIMD Extension☆152Updated last year
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- RISC-V simulator for x86-64☆707Updated 3 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆232Updated 10 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆131Updated 2 weeks ago
- ☆347Updated last month
- ☆110Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- Documentation of the RISC-V C API☆77Updated last week
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆279Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago
- The main Embench repository☆290Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Simple machine mode program to probe RISC-V control and status registers☆125Updated 2 years ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆482Updated last year
- ☆386Updated last week
- Vitis HLS LLVM source code and examples☆396Updated last week
- RiVEC Bencmark Suite☆123Updated 10 months ago
- RISC-V Processor Trace Specification☆194Updated last week
- ☆189Updated last year
- ☆103Updated 3 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated last month