RISC-V support for LLVM projects (LLVM, Clang, ...)
☆277Jul 26, 2024Updated last year
Alternatives and similar repositories for riscv-llvm
Users that are interested in riscv-llvm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆121Feb 10, 2021Updated 5 years ago
- ☆405Mar 14, 2026Updated last week
- ☆111Jul 11, 2021Updated 4 years ago
- ☆17Dec 19, 2025Updated 3 months ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- RISC-V simulator for x86-64☆722Feb 5, 2022Updated 4 years ago
- ☆14Sep 20, 2017Updated 8 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- Toy RISC-V LLVM backend☆31Aug 15, 2022Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- ☆27Apr 12, 2019Updated 6 years ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆21Dec 3, 2020Updated 5 years ago
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- RISCV Rust Toolchain☆119Jul 24, 2018Updated 7 years ago
- The root repo for lowRISC project and FPGA demos.☆600Aug 3, 2023Updated 2 years ago
- Circuit IR Compilers and Tools☆2,065Updated this week
- Tool to create Tock Application Bundles from ELF files.☆18Aug 12, 2025Updated 7 months ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- Proxy LLVM calls into Rust own shared library in runtime☆34Mar 21, 2024Updated 2 years ago
- LLVM Profiling Visualization☆84Jan 11, 2022Updated 4 years ago
- ☆373May 22, 2023Updated 2 years ago
- LLVM backend for dcpu-16 processor☆214Jul 2, 2016Updated 9 years ago
- Clairvoyance LLVM Tools. Instruction scheduling targeting long latency loads.☆14Mar 14, 2019Updated 7 years ago
- RISC-V Proxy Kernel☆689Oct 2, 2025Updated 5 months ago
- ☆15Nov 24, 2025Updated 4 months ago
- A RISC-V ELF psABI Document☆836Updated this week
- Mirror kept for legacy. Moved to https://github.com/llvm/llvm-project☆25Nov 26, 2018Updated 7 years ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- ☆27Oct 25, 2021Updated 4 years ago
- A collection of out-of-tree LLVM passes for teaching and learning☆3,370Updated this week
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆34Feb 18, 2023Updated 3 years ago
- LLVM Backend tutorial Cpu0☆25Nov 5, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- DragonEgg has been migrated to GCC 8 and LLVM 6 but also able to work for GCC 4.8 and LLVM 3.3☆20Apr 29, 2019Updated 6 years ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆271Dec 28, 2021Updated 4 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,184Dec 22, 2022Updated 3 years ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago