nbdd0121 / r2vm

Related projects ⓘ

Alternatives and complementary repositories for r2vm

• riscv / virtual-memory
  ☆35Updated 3 years ago
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆94Updated this week
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆85Updated 2 weeks ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆98Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆169Updated last month
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆34Updated last year
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆71Updated last year
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆145Updated this week
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆41Updated 4 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated 8 months ago
• riscv-non-isa / riscv-semihosting
  ☆27Updated last week
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆80Updated 2 weeks ago
• riscv / riscv-CMOs
  ☆81Updated 2 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆35Updated 11 months ago
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆141Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆75Updated last week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆133Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆84Updated 4 years ago
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆81Updated 5 years ago
• riscv-non-isa / riscv-uefi
  ☆24Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆30Updated 4 months ago
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆49Updated this week
• riscv-software-src / riscof
  ☆65Updated last month
• riscv-admin / riscv-ovpsim
  ☆60Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated last week