Alternatives and similar repositories for r2vm:

Users that are interested in r2vm are comparing it to the libraries listed below

• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆86Updated last month
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆101Updated 3 weeks ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆73Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆35Updated last year
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆63Updated last year
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆104Updated last year
• riscv / virtual-memory
  ☆35Updated 3 years ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆86Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 6 months ago
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆81Updated 5 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆42Updated 3 weeks ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆147Updated 3 weeks ago
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• kvm-riscv / linux
  Linux KVM RISC-V repo
  ☆51Updated 2 weeks ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 2 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆83Updated 2 weeks ago
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆37Updated 2 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆30Updated last year
• riscv / riscv-CMOs
  ☆82Updated 2 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆59Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆74Updated this week
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆155Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆137Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆146Updated 2 years ago
• riscv-non-isa / riscv-uefi
  ☆28Updated 2 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆30Updated 2 years ago
• riscv-non-isa / riscv-semihosting
  ☆28Updated 2 months ago
• riscvarchive / riscv-code-size-reduction
  ☆151Updated 10 months ago