Alternatives and similar repositories for r2vm

Users that are interested in r2vm are comparing it to the libraries listed below

• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆92Updated this week
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆61Updated this week
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆124Updated 4 months ago
• rcore-os / RVM1.5
  A Type-1.5 hypervisor written in Rust.
  ☆67Updated last year
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆40Updated 2 months ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆198Updated 9 months ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated last week
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated last week
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆136Updated this week
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated last month
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆82Updated this week
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated this week
• CharlyCst / miralis
  Miralis is a RISC-V firmware that virtualizes RISC-V firmware
  ☆38Updated 2 weeks ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• mit-pdos / RVirt
  RISC-V hypervisor written in Rust
  ☆365Updated 5 years ago
• riscv / virtual-memory
  ☆39Updated 4 years ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆60Updated 4 years ago
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆52Updated last year
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆84Updated 6 years ago
• KuangjuX / hypocaust-2
  hypocaust-2, a type-1 hypervisor with H extension run on RISC-V machine
  ☆58Updated last year
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆66Updated 2 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆392Updated 3 years ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆42Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆65Updated 3 months ago
• rcore-os / rcore-user
  User programs for rCore OS
  ☆18Updated 3 years ago