Alternatives and similar repositories for r2vm:

Users that are interested in r2vm are comparing it to the libraries listed below

• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆87Updated 2 months ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 8 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆149Updated 3 weeks ago
• litmus-tests / litmus-tests-riscv
  RISC-V architecture concurrency model litmus tests
  ☆77Updated last year
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated last month
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆76Updated 2 months ago
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆113Updated 2 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆38Updated 2 months ago
• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆48Updated 2 years ago
• riscv / virtual-memory
  ☆36Updated 3 years ago
• riscv-software-src / riscof
  ☆78Updated last month
• rustsbi / rustsbi-hifive-unmatched
  RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core
  ☆17Updated last year
• riscv-non-isa / riscv-iommu
  RISC-V IOMMU Specification
  ☆114Updated 2 weeks ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆196Updated 4 months ago
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• jwnhy / coffer
  Coffer is a RISC-V trusted execution environment developed in Rust.
  ☆20Updated 3 years ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆51Updated 2 weeks ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• riscv-non-isa / riscv-uefi
  ☆29Updated 2 years ago
• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated 10 months ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 9 months ago
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆88Updated 4 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆42Updated last week
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆68Updated this week
• riscv / riscv-plic-spec
  PLIC Specification
  ☆140Updated 2 years ago
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆83Updated 5 years ago