Rust RISC-V Virtual Machine
☆113Aug 19, 2025Updated 6 months ago
Alternatives and similar repositories for r2vm
Users that are interested in r2vm are comparing it to the libraries listed below
Sorting:
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- RISC-V-based many-core neuromorphic architecture☆15Aug 3, 2025Updated 7 months ago
- Binary translation in Rust☆13Jun 22, 2020Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- Helper for macro_rules authors to chain their macros with builtin ones (such as `env!`, `include!`, or `concat_idents!`).☆18Apr 10, 2024Updated last year
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- ☆17May 9, 2022Updated 3 years ago
- PoC LoongArch - RISC-V emulator☆33Feb 17, 2026Updated 2 weeks ago
- A lexer and parser for Sleep☆20Feb 20, 2026Updated last week
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RV64emu is a riscv64 emulator written in rust,can run linux !☆22Oct 5, 2024Updated last year
- Embedded Rust Peripheral Access Crate for Bouffalo chips☆50Jul 4, 2023Updated 2 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Modeling Architectural Platform☆221Updated this week
- Stack unwinding library in Rust☆133Jan 20, 2026Updated last month
- Just for fun riscv64 emulator, which boots the Linux.☆41Dec 14, 2022Updated 3 years ago
- RISC-V hypervisor written in Rust☆367Dec 18, 2019Updated 6 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 6 years ago
- ☆13May 8, 2025Updated 9 months ago
- Modern zip & unzip replacements☆16Aug 23, 2025Updated 6 months ago
- A New Exploitation Technique for Visual Studio Projects☆11Nov 5, 2023Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- Binary wrapper that disables vDSO for a wrapped application.☆15Feb 17, 2026Updated 2 weeks ago
- Context-free grammar parsing library☆10Oct 6, 2024Updated last year
- HAL for the RI5CY core of RV32M1 heterogeneous (two ARM and two RISC-V) quad-core SoC.☆10Sep 28, 2020Updated 5 years ago
- The virtual console embedded in rCore kernel.☆11May 6, 2025Updated 9 months ago
- just a place to throw some coding experiements while i re-re-re-learn rust☆15Jul 31, 2022Updated 3 years ago
- ☆13Nov 8, 2024Updated last year
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago