Alternatives and similar repositories for r2vm

Users that are interested in r2vm are comparing it to the libraries listed below

• KuangjuX / hypocaust
  hypocaust, a S-mode trap and emulate type-1 hypervisor run on RISC-V machine.
  ☆49Updated 2 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆65Updated 2 years ago
• riscv / riscv-cfi
  This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …
  ☆95Updated this week
• dramforever / opensbi-h
  [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆42Updated 5 months ago
• rcore-os / RVM1.5
  A Type-1.5 hypervisor written in Rust.
  ☆70Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆193Updated last month
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆24Updated 2 months ago
• diodesign / diosix
  A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V
  ☆200Updated last year
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆64Updated this week
• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆126Updated 3 weeks ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆12Updated 3 years ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆33Updated 2 years ago
• Amanieu / a-tale-of-binary-translation
  Simple RISC-V emulator presented at Rust Nation 2023
  ☆67Updated 2 years ago
• rcore-os / RVM
  Rcore Virtual Machine
  ☆115Updated last year
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆97Updated this week
• KuangjuX / hypercraft
  hypercraft is a VMM library written in Rust.
  ☆54Updated last year
• riscv / virtual-memory
  ☆39Updated 4 years ago
• rcore-os / trapframe-rs
  Handle TrapFrame across kernel and user space on multiple ISAs.
  ☆35Updated 3 weeks ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆80Updated last week
• rcore-os / rCore-Tutorial-v3-arm64
  Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)
  ☆17Updated 3 years ago
• stemnic / rustyvisor
  Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension
  ☆16Updated last year
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆84Updated last week
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 3 years ago
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆43Updated 3 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• nbdd0121 / muntjac-soc
  SoC for muntjac
  ☆12Updated 7 months ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 5 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆66Updated 6 months ago
• ria-jit / ria-jit
  Lightweight and performant dynamic binary translation for RISC–V code on x86–64
  ☆61Updated 4 years ago