Rust RISC-V Virtual Machine
☆113Aug 19, 2025Updated last year
Alternatives and similar repositories for r2vm
Users that are interested in r2vm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- A simple USB to UART board designed with KiCad.☆14May 4, 2023Updated 3 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Binary translation in Rust☆12Jun 22, 2020Updated 6 years ago
- A lexer and parser for Sleep☆21Feb 20, 2026Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Compile Time RapidJSON: A compile time C++ header only JSON library without bloating yet another hand-crafted JSON parser based on RapidJ…☆14Jun 29, 2020Updated 6 years ago
- Code templates to get started experimenting with the RISC-V LLVM toolchain☆14Nov 25, 2018Updated 7 years ago
- Modeling Architectural Platform☆231Oct 7, 2026Updated last week
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 7 months ago
- Portable C Unit Testing Framework☆18Dec 16, 2015Updated 10 years ago
- An asynchronous UDP socket that supports timestamping☆15Updated this week
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆19May 31, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Microarchitecture diagrams of several CPUs☆58Oct 6, 2026Updated last week
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- 网络和计算机管理菜谱☆26Dec 20, 2023Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Apr 28, 2021Updated 5 years ago
- Just for fun riscv64 emulator, which boots the Linux.☆40Jul 16, 2026Updated 2 months ago
- ☆16May 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated 2 years ago
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- Rust library for the i.MX RT1062 chip cound in the Teensy 4.0☆10Sep 10, 2019Updated 7 years ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- RISC-V Static Binary Translator☆18Mar 6, 2019Updated 7 years ago
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 4 years ago
- RISC-V-based many-core neuromorphic architecture☆18Aug 1, 2026Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆60Oct 8, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- const fn implementation of the SHA-2 family of hash functions☆20Apr 2, 2026Updated 6 months ago
- RISC-V hypervisor written in Rust☆370Dec 18, 2019Updated 6 years ago
- ☆203Dec 14, 2023Updated 2 years ago
- A lightweight, robust, multiprocessor bare-metal hypervisor written in Zig for RISC-V☆208Sep 21, 2026Updated 3 weeks ago
- Generate Linux Perf event tables for Apple Silicon☆19Dec 16, 2025Updated 9 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆115Apr 13, 2026Updated 6 months ago