RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
☆105Jul 30, 2022Updated 4 years ago
Alternatives and similar repositories for riscv-disassembler
Users that are interested in riscv-disassembler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Instruction Set Metadata☆43Oct 21, 2018Updated 7 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆17Sep 25, 2023Updated 3 years ago
- CRV, a tiny RISC-V runtime assembler☆14Aug 21, 2023Updated 3 years ago
- Nintendo 64 PI DMA tests☆13Aug 7, 2025Updated last year
- Linux kernel build scripts and patches for Fedora/RISC-V☆16Nov 8, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- RISC-V simulator for x86-64☆727Feb 5, 2022Updated 4 years ago
- ☆13Dec 14, 2025Updated 9 months ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆29Nov 30, 2023Updated 2 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- ☆22Nov 3, 2025Updated 10 months ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 3 years ago
- The AcornOS kernel.☆14Sep 15, 2023Updated 3 years ago
- w.i.p gba emulator☆16Jun 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool to generate documentation for Nelua source files.☆10Dec 11, 2021Updated 4 years ago
- Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel☆47May 10, 2019Updated 7 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆25Nov 17, 2021Updated 4 years ago
- FreeRTOS tracing using BareCTF and Trace Compass☆12Aug 23, 2021Updated 5 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- MSX Documentation from various disk magazines like Sunrise Special, Future Disk etc☆11Feb 5, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆793Updated this week
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆52Aug 24, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆34May 20, 2026Updated 4 months ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆23Sep 8, 2026Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 5 years ago
- Environment for DynoRoot (CVE-2018-1111)☆13May 17, 2018Updated 8 years ago
- LuaJIT lexer and parser in C+Lua/ffi☆13Nov 1, 2021Updated 4 years ago
- Weekly RISC-V Newsletter☆28Nov 29, 2018Updated 7 years ago
- A very simple RISC-V ISA emulator.☆40Dec 12, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆326Jan 23, 2026Updated 8 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆46Nov 24, 2025Updated 10 months ago
- ☆61Jan 19, 2021Updated 5 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- rk29 device based (tablets etc) rom customization toolkit☆19Jul 15, 2013Updated 13 years ago
- Lua benchmark suite☆23Feb 6, 2019Updated 7 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago