RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
☆103Jul 30, 2022Updated 3 years ago
Alternatives and similar repositories for riscv-disassembler
Users that are interested in riscv-disassembler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Instruction Set Metadata☆42Oct 21, 2018Updated 7 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆17Sep 25, 2023Updated 2 years ago
- Linux kernel build scripts and patches for Fedora/RISC-V☆16Nov 8, 2018Updated 7 years ago
- tldr file for riscv assembly instructions☆18Feb 28, 2021Updated 5 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆20Mar 28, 2026Updated 4 months ago
- RISC-V simulator for x86-64☆724Feb 5, 2022Updated 4 years ago
- ☆13Dec 14, 2025Updated 7 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 6 years ago
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆74Mar 31, 2018Updated 8 years ago
- The AcornOS kernel.☆14Sep 15, 2023Updated 2 years ago
- A near gate-level Verilog simulation of the 6502 microprocessor.☆22Dec 25, 2024Updated last year
- Tool to generate documentation for Nelua source files.☆10Dec 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bare metal RISC-V assembly examples for Spike (no pk)☆19Oct 14, 2023Updated 2 years ago
- Tool for automated testing and analysis of Intel x86-64 undocumented instructions in user mode and in the kernel☆46May 10, 2019Updated 7 years ago
- FreeRTOS tracing using BareCTF and Trace Compass☆12Aug 23, 2021Updated 4 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- MSX Documentation from various disk magazines like Sunrise Special, Future Disk etc☆11Feb 5, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆758Updated this week
- Core Lightning plugin for sending zap (NIP-57) notes☆11Aug 22, 2023Updated 2 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆51Aug 24, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33May 20, 2026Updated 2 months ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- Environment for DynoRoot (CVE-2018-1111)☆13May 17, 2018Updated 8 years ago
- ☆61Jan 19, 2021Updated 5 years ago
- LuaJIT lexer and parser in C+Lua/ffi☆12Nov 1, 2021Updated 4 years ago
- Weekly RISC-V Newsletter☆28Nov 29, 2018Updated 7 years ago
- A very simple RISC-V ISA emulator.☆40Dec 12, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆323Jan 23, 2026Updated 6 months ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- rk29 device based (tablets etc) rom customization toolkit☆19Jul 15, 2013Updated 13 years ago
- Win32 HLE emulator thing☆11Mar 29, 2022Updated 4 years ago
- Lua benchmark suite☆23Feb 6, 2019Updated 7 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- RISC-V Proxy Kernel☆705Oct 2, 2025Updated 9 months ago