ThePerfectComputer / FastWaveBackendLinks
A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
☆48Updated 9 months ago
Alternatives and similar repositories for FastWaveBackend
Users that are interested in FastWaveBackend are comparing it to the libraries listed below
Sorting:
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆96Updated last month
- Hardware generator debugger☆76Updated last year
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- PicoRV☆43Updated 5 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- ☆85Updated last week
- A command-line tool for displaying vcd waveforms.☆62Updated last year
- ☆38Updated 3 years ago
- A SystemVerilog language server based on the Slang library.☆47Updated last week
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Naive Educational RISC V processor☆89Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- WAL enables programmable waveform analysis.☆157Updated this week
- SystemVerilog frontend for Yosys☆166Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- ☆57Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- A SystemVerilog source file pickler.☆60Updated last year
- Mutation Cover with Yosys (MCY)☆88Updated last week
- mantle library☆44Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆119Updated last month
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago