Alternatives and similar repositories for FastWaveBackend

Users that are interested in FastWaveBackend are comparing it to the libraries listed below

• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 8 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆46Updated 2 months ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆70Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆123Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆77Updated 2 years ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆154Updated 2 weeks ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆91Updated 8 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆44Updated 9 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆49Updated 2 months ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆38Updated 10 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆61Updated 7 months ago
• pieter3d / simview
  ☆79Updated last year
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆66Updated this week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆84Updated 2 weeks ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆105Updated last month
• rahulk29 / sram22
  A configurable SRAM generator
  ☆51Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆196Updated 3 months ago
• antmicro / verilator-verification-features-tests
  ☆23Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆45Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆30Updated last week
• chipsalliance / espresso
  ☆40Updated 2 weeks ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆114Updated last year
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆61Updated 5 months ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆7Updated last month
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago