A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
☆50Dec 30, 2024Updated last year
Alternatives and similar repositories for FastWaveBackend
Users that are interested in FastWaveBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 3 months ago
- ☆20Mar 3, 2026Updated last month
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- A strange and sweet language made for gamejams☆11Feb 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Elements Software Development Kit☆13Jan 8, 2026Updated 3 months ago
- A command-line tool for displaying vcd waveforms.☆69Feb 19, 2024Updated 2 years ago
- ☆21Sep 26, 2025Updated 7 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆20Apr 8, 2026Updated 3 weeks ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- Tiny Tapeout GDS Online Viewer☆23Mar 16, 2026Updated last month
- Remote JTAG server for remote debugging☆45Dec 31, 2025Updated 4 months ago
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆101Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- SystemVerilog frontend for Yosys☆215Updated this week
- mojito☆12May 1, 2018Updated 8 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆123Apr 13, 2026Updated 2 weeks ago
- Linux development repository for socfpga☆14Apr 21, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- ☆60Jul 11, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- ☆14Apr 1, 2026Updated last month
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 7 months ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆13Apr 29, 2022Updated 4 years ago
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆39Apr 7, 2026Updated 3 weeks ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- WAL enables programmable waveform analysis.☆177Nov 10, 2025Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆179Jan 16, 2026Updated 3 months ago
- Small footprint and configurable SPI core☆46Apr 21, 2026Updated last week