A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
☆51Dec 30, 2024Updated last year
Alternatives and similar repositories for FastWaveBackend
Users that are interested in FastWaveBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Mar 3, 2026Updated 7 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 5 months ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 11 months ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- A command-line tool for displaying vcd waveforms.☆72Feb 19, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 months ago
- Remote JTAG server for remote debugging☆47Dec 31, 2025Updated 9 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated 2 months ago
- Linux development repository for socfpga☆16May 27, 2026Updated 4 months ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- mojito☆13May 1, 2018Updated 8 years ago
- Tiny Tapeout GDS Online Viewer☆26Mar 16, 2026Updated 6 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- ☆22Sep 26, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A Python-based HDL and framework for silicon-based witchcraft☆43Sep 12, 2026Updated 3 weeks ago
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated last year
- ☆20Apr 8, 2026Updated 6 months ago
- ☆20Dec 23, 2020Updated 5 years ago
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 8 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Design digital circuits in C. Simulate really fast with a regular compiler.☆185Jan 16, 2026Updated 8 months ago
- WAL enables programmable waveform analysis.☆187Sep 22, 2026Updated 2 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Small footprint and configurable SPI core☆48Sep 24, 2026Updated 2 weeks ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆17Jan 13, 2026Updated 8 months ago