Alternatives and similar repositories for FastWaveBackend:

Users that are interested in FastWaveBackend are comparing it to the libraries listed below

• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 4 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆54Updated 4 months ago
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆51Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆75Updated 2 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆145Updated last week
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆74Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated 11 months ago
• pulp-platform / cheshire-ihp130-o
  ☆32Updated 4 months ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 3 months ago
• pieter3d / simview
  ☆77Updated 11 months ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆54Updated this week
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 7 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆73Updated 2 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆44Updated last week
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• chipsalliance / espresso
  ☆38Updated last year
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• aignacio / nox
  RISC-V Nox core
  ☆62Updated 6 months ago
• chipsalliance / fpga-interchange-schema
  ☆54Updated 2 years ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆67Updated 10 months ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆52Updated last week
• wyvernSemi / vproc
  Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
  ☆52Updated last week
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆35Updated 3 weeks ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago