A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
☆51Dec 30, 2024Updated last year
Alternatives and similar repositories for FastWaveBackend
Users that are interested in FastWaveBackend are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18May 3, 2026Updated 5 months ago
- ☆21Mar 3, 2026Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- A command-line tool for displaying vcd waveforms.☆73Feb 19, 2024Updated 2 years ago
- A strange and sweet language made for gamejams☆11Feb 17, 2024Updated 2 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- System on Chip toolkit for Amaranth HDL☆104May 23, 2026Updated 5 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- GDSII file format links☆14May 4, 2020Updated 6 years ago
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 2 weeks ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- VCD file (Value Change Dump) command line viewer☆122Nov 9, 2025Updated 11 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WAL enables programmable waveform analysis.☆188Sep 22, 2026Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated 3 months ago
- ☆10Feb 8, 2023Updated 3 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- ☆24Sep 26, 2025Updated last year
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tiny Tapeout GDS Online Viewer☆27Mar 16, 2026Updated 7 months ago
- mojito☆13May 1, 2018Updated 8 years ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆39May 7, 2024Updated 2 years ago
- SystemVerilog language server, based on Slang. Focuses on stability, performance and accuracy.☆11Aug 30, 2026Updated 2 months ago
- ☆65Jul 11, 2025Updated last year