A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
☆50Dec 30, 2024Updated last year
Alternatives and similar repositories for FastWaveBackend
Users that are interested in FastWaveBackend are comparing it to the libraries listed below
Sorting:
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- ☆20Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 2 weeks ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- ☆19Feb 12, 2026Updated 2 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- mojito☆12May 1, 2018Updated 7 years ago
- Running ahead of memory latency - Part II project☆10Jan 7, 2023Updated 3 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- Notes and utilities for reverse engineering Agilent PCIe Protocol Analyzers and their host software.☆14Oct 9, 2025Updated 4 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- A strange and sweet language made for gamejams☆10Feb 17, 2024Updated 2 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- ☆11Oct 8, 2025Updated 4 months ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- Linux development repository for socfpga☆14Updated this week
- HDMI Expansion Modules compatible with the Pmod standard☆11Apr 5, 2018Updated 7 years ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- ☆59Jul 11, 2025Updated 7 months ago
- System on Chip toolkit for Amaranth HDL☆100Jan 28, 2026Updated last month
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆14Feb 10, 2024Updated 2 years ago
- For STM32F469 (Cortex M4) with DSI : quick RFID Pwner for French VIGIK system and Common centrals.☆15Jul 3, 2016Updated 9 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated 11 months ago
- A collection of projects to send images over BLE to e-paper displays☆14Mar 3, 2023Updated 2 years ago
- Block diagrams in ASCII☆18Oct 17, 2025Updated 4 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago