ThePerfectComputer / FastWaveBackend

Related projects ⓘ

Alternatives and complementary repositories for FastWaveBackend

• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆83Updated last month
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆51Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆47Updated 9 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆138Updated 3 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 4 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• chili-chips-ba / openCologne
  Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…
  ☆46Updated 2 weeks ago
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆41Updated last week
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 2 weeks ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆111Updated 3 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• pieter3d / simview
  ☆76Updated 8 months ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆41Updated 8 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated last month
• tdene / synth_opt_adders
  Prefix tree adder space exploration library
  ☆55Updated this week
• aignacio / nox
  RISC-V Nox core
  ☆61Updated 3 months ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆43Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆108Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆81Updated 6 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆32Updated last month
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆55Updated last year
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆41Updated 2 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 8 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week