robertoBosio / NN2FPGALinks
From Pytorch model to C++ for Vitis HLS
☆18Updated last week
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below
Sorting:
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆66Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆87Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆92Updated this week
- ☆27Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆95Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆35Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆61Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 8 months ago
- ☆17Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆14Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- ☆14Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆13Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆60Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- ☆45Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆52Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ☆48Updated last year
- ☆68Updated 6 years ago