From Pytorch model to C++ for Vitis HLS
☆20Mar 18, 2026Updated this week
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Metrics for spiking neural networks based on torchmetrics☆13Mar 27, 2023Updated 2 years ago
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆20Sep 8, 2025Updated 6 months ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 10 months ago
- Hardware aware neural architecture search☆12Sep 29, 2025Updated 5 months ago
- Simulation-based Digital Twin for Production and Logistics Material Flows☆27Mar 10, 2026Updated 2 weeks ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 2 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆37Apr 7, 2019Updated 6 years ago
- An Address Event Representation toolbox for loading and visualising event data files in Python☆11Jul 6, 2023Updated 2 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆50Mar 1, 2026Updated 3 weeks ago
- [CVPR 2025] APHQ-ViT: Post-Training Quantization with Average Perturbation Hessian Based Reconstruction for Vision Transformers☆39Apr 7, 2025Updated 11 months ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆41Mar 2, 2022Updated 4 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- ☆10Jun 4, 2024Updated last year
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- Official implementation of the ICLR'25 paper "QERA: an Analytical Framework for Quantization Error Reconstruction".☆13Feb 4, 2025Updated last year
- Repository of notes, code and notebooks in Python for the book "Reinforcement Learning: An Introduction" by Richard S. Sutton and Andrew …☆37Mar 6, 2026Updated 2 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆86Updated this week
- Python library for the simulation of probabilistic circuits.☆11Feb 1, 2026Updated last month
- ☆14Jun 22, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Signal processing features based on xtensor☆12Nov 25, 2023Updated 2 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- The official implementation of the ICML 2023 paper OFQ-ViT☆39Oct 3, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- Torch2Chip (MLSys, 2024)☆55Apr 2, 2025Updated 11 months ago
- Format your bibtex (.bib) file to help standardize citations for conference and journal submissions☆14Nov 23, 2025Updated 4 months ago
- Official Source code for "Comparative Study on Performance of ML Models for Fall Detection in Older People" paper.☆12Feb 14, 2026Updated last month
- A Python package for decoding RAW and DAT files (Prophesee) to structured NumPy arrays of events.☆46Jun 24, 2024Updated last year
- ☆16Jun 28, 2024Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- Vitis HLS 2022.2 projects source code: C design, C simulation, RTL simulation.【vitis_hls工程】☆23Jun 9, 2025Updated 9 months ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year