robertoBosio / NN2FPGALinks
From Pytorch model to C++ for Vitis HLS
☆18Updated last month
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below
Sorting:
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- ☆28Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆17Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆15Updated 2 years ago
- ☆45Updated 2 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆96Updated this week
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- NeuraLUT-Assemble☆43Updated 2 months ago
- ☆14Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆203Updated 6 years ago
- ☆51Updated last year
- ☆14Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆66Updated 5 years ago