robertoBosio / NN2FPGALinks
From Pytorch model to C++ for Vitis HLS
☆19Updated last week
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below
Sorting:
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 9 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- ☆17Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- ☆53Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆112Updated 11 months ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ☆30Updated 3 years ago
- ☆19Updated 7 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆142Updated 10 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ☆14Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- ☆79Updated last month
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆37Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Verilog implementation of Softmax function☆77Updated 3 years ago
- ☆20Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago