robertoBosio / NN2FPGALinks
From Pytorch model to C++ for Vitis HLS
☆17Updated this week
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below
Sorting:
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆86Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- ☆26Updated 3 years ago
- ☆17Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 6 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- Fully opensource spiking neural network accelerator☆154Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆87Updated 7 months ago
- ☆48Updated last year
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆19Updated 2 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆129Updated 7 months ago
- NeuraLUT-Assemble☆41Updated 3 weeks ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ☆23Updated 2 years ago
- ☆28Updated 5 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated last week
- ☆14Updated 3 years ago
- ☆11Updated 3 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆23Updated 2 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated last month