robertoBosio / NN2FPGALinks
From Pytorch model to C++ for Vitis HLS
☆17Updated last week
Alternatives and similar repositories for NN2FPGA
Users that are interested in NN2FPGA are comparing it to the libraries listed below
Sorting:
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆17Updated 4 years ago
- ☆47Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆33Updated 5 months ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 5 months ago
- ☆44Updated 2 years ago
- ☆25Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- ☆18Updated last year
- ☆27Updated 3 months ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆75Updated 5 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆55Updated 3 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆21Updated last week
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆59Updated 3 weeks ago
- a Computing In Memory emULATOR framework☆13Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆157Updated last year
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 3 months ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated 4 months ago