mahendraVamshi / riscv-application-profiler
The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their applications on RISC-V hardware.
☆30Updated 11 months ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-application-profiler
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- An overview of TL-Verilog resources and projects☆71Updated 8 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated last month
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆63Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆61Updated 5 years ago
- Introductory course into static timing analysis (STA).☆64Updated last week
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆34Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆52Updated last week
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 5 months ago
- ☆13Updated 2 years ago
- ☆26Updated 7 months ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆34Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆15Updated 8 months ago
- Complete tutorial code.☆12Updated 6 months ago
- Simple cache design implementation in verilog☆38Updated 11 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆42Updated 3 months ago
- A collection of commonly asked RTL design interview questions☆21Updated 7 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆26Updated last year
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- ☆73Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year