The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their applications on RISC-V hardware.
☆31Apr 23, 2025Updated 10 months ago
Alternatives and similar repositories for riscv-application-profiler
Users that are interested in riscv-application-profiler are comparing it to the libraries listed below
Sorting:
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆16Sep 1, 2023Updated 2 years ago
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 8 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 24, 2026Updated last week
- Deep neural network inference transpiler tool for tflite and NNAPI☆12Jul 16, 2018Updated 7 years ago
- ☆21Updated this week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Applications for OpenCL testing on Toradex Apalis iMX6Q☆12Dec 2, 2022Updated 3 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆13Dec 29, 2022Updated 3 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Text-based 2048 in Python.☆23Jan 24, 2022Updated 4 years ago
- A paper set about Machine Learning and Deep Learning.机器学习，深度学习等理论与应用☆11Jul 15, 2017Updated 8 years ago
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- ☆12Jun 26, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- SISR: RDN & RCAN☆11Dec 23, 2024Updated last year
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆13Jun 13, 2021Updated 4 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- available for the website of SHU☆13Jun 11, 2017Updated 8 years ago
- TensorFlow implementation of 'Residual Dense Network for Image Super-Resolution'☆13Mar 28, 2019Updated 6 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Nov 10, 2025Updated 3 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- Unsupervised Remoting Sensing Super-Resolution Via Migration Image Prior☆17Mar 26, 2021Updated 4 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- ☆15Nov 15, 2025Updated 3 months ago
- self implementation of DPPO, Distributed Proximal Policy Optimization, by using tensorflow☆12Sep 1, 2017Updated 8 years ago
- Compiler design project for UE19CS351 @ PES University - documentation and project outline☆11May 3, 2022Updated 3 years ago
- Microcontroller message bus☆11Apr 16, 2018Updated 7 years ago
- YOLOv2 for Golang☆13Apr 14, 2018Updated 7 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- CalBERT - Code-mixed Adaptive Language representations using BERT, published at AAAI-MAKE 2022☆13Dec 18, 2023Updated 2 years ago