The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their applications on RISC-V hardware.
☆31Apr 23, 2025Updated last year
Alternatives and similar repositories for riscv-application-profiler
Users that are interested in riscv-application-profiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 10 months ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 9 months ago
- Championship Branch Prediction 2025☆72May 19, 2025Updated last year
- C++ header-only reasoning library☆19Jul 11, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A generic test bench written in Bluespec☆57Updated this week
- ☆16Mar 28, 2026Updated 5 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆106Jul 3, 2026Updated last month
- Testing processors with Random Instruction Generation☆62Aug 21, 2026Updated last week
- RISC-V BSV Specification☆24Apr 28, 2026Updated 4 months ago
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Oct 31, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 2 months ago
- Small KVM-based hypervisor, boots Linux (WIP)☆14May 5, 2024Updated 2 years ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆13May 12, 2024Updated 2 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆14Dec 29, 2022Updated 3 years ago
- RISC-V emulator in python☆64Updated this week
- IDEA project source files☆115Apr 15, 2026Updated 4 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Sep 27, 2022Updated 3 years ago
- RISCV full system support on gem5 related files live here☆17Jan 24, 2022Updated 4 years ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 7 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Roofline prototype for Arm☆14Mar 25, 2024Updated 2 years ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 4 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆42Jun 28, 2024Updated 2 years ago
- CalBERT - Code-mixed Adaptive Language representations using BERT, published at AAAI-MAKE 2022☆13Dec 18, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Compiler design project for UE19CS351 @ PES University - documentation and project outline☆11May 3, 2022Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Sep 15, 2017Updated 8 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Jan 7, 2022Updated 4 years ago
- A simple CPU ray tracer written in Rust☆22Mar 10, 2023Updated 3 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆19Jan 20, 2023Updated 3 years ago
- C++ command shell library☆55Sep 30, 2024Updated last year
- ☆34Jul 21, 2026Updated last month