mahendraVamshi / riscv-application-profilerLinks
The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their applications on RISC-V hardware.
☆32Updated 5 months ago
Alternatives and similar repositories for riscv-application-profiler
Users that are interested in riscv-application-profiler are comparing it to the libraries listed below
Sorting:
- An overview of TL-Verilog resources and projects☆82Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆227Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Physical Design Flow from RTL to GDS using Opensource tools.☆109Updated 4 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆109Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆38Updated 2 months ago
- Introductory course into static timing analysis (STA).☆97Updated 2 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆18Updated 2 weeks ago
- ☆97Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- Course content for the University of Bristol Design Verification course.☆60Updated last week
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- BlackParrot on Zynq☆47Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆17Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- ☆41Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆186Updated 5 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- ☆30Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago