The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their applications on RISC-V hardware.
☆31Apr 23, 2025Updated last year
Alternatives and similar repositories for riscv-application-profiler
Users that are interested in riscv-application-profiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- diablo is an Out-Of-Order 64-bit RISC-V processor.☆17Oct 20, 2026Updated last week
- Notes I made on RTL design and verification. Currently has verilog, system verilog and formal verification notes☆11Sep 23, 2023Updated 3 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆35Nov 6, 2025Updated 11 months ago
- The Eudyptula Challenge is a series of programming exercises for the Linux kernel, that started from a very basic "Hello world" kernel mo…☆14Aug 14, 2020Updated 6 years ago
- Championship Branch Prediction 2025☆77May 19, 2025Updated last year
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- Testing processors with Random Instruction Generation☆63Oct 5, 2026Updated 3 weeks ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆109Jul 3, 2026Updated 3 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- ☆18Mar 28, 2026Updated 7 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jul 3, 2021Updated 5 years ago
- SonicBOOM Spectre Attacks☆12Jul 18, 2021Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- Programs and Proofs -- Spring 2025 -- IITM☆22Oct 3, 2026Updated 3 weeks ago
- A static site generator that's just Pandoc and Make☆17Apr 19, 2017Updated 9 years ago
- ☆35Nov 4, 2024Updated last year
- Small KVM-based hypervisor, boots Linux (WIP)☆14May 5, 2024Updated 2 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- RISC-V emulator in python☆64Aug 26, 2026Updated 2 months ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆13May 12, 2024Updated 2 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- ☆105Apr 16, 2026Updated 6 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- RISCV full system support on gem5 related files live here☆17Jan 24, 2022Updated 4 years ago
- CalBERT - Code-mixed Adaptive Language representations using BERT, published at AAAI-MAKE 2022☆12Dec 18, 2023Updated 2 years ago
- Roofline prototype for Arm☆14Mar 25, 2024Updated 2 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- Compiler design project for UE19CS351 @ PES University - documentation and project outline☆11May 3, 2022Updated 4 years ago
- Readings in Computer Architectures☆17Apr 27, 2026Updated 6 months ago