ACESLabUCSD / TinyGarbleCircuitSynthesisLinks
Circuit Synthesis for Yao's Garbled Circuit by TinyGarble
☆10Updated 4 years ago
Alternatives and similar repositories for TinyGarbleCircuitSynthesis
Users that are interested in TinyGarbleCircuitSynthesis are comparing it to the libraries listed below
Sorting:
- Hardware implementation of ORAM☆22Updated 8 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 4 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆32Updated last year
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆104Updated 2 years ago
- TinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits☆122Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- ☆24Updated 4 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆48Updated 5 years ago
- ☆20Updated 7 years ago
- FPGA related files for ORAM☆14Updated 9 years ago
- ☆30Updated 4 months ago
- ☆13Updated 7 years ago
- Intel HEXL library backend for OpenFHE, which uses AVX-512 instructions to accelerate the execution of OpenFHE cryptographic capabilities…☆18Updated 3 weeks ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- Integer Multiplier Generator for Verilog☆23Updated last month
- An Implementation of the Number Theoretic Transform☆48Updated last year
- Number Theoretic Transform Implementation on GPU for FHE Applications☆42Updated 4 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago
- Implementation of our proposed defense strategy against adversarial attacks "Defensive Approximation (DA)"☆8Updated 4 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- Repository for the SoK paper on Fully Homomorphic Encryption (FHE) compilers.☆81Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 3 months ago
- Private AI Bootcamp was hosted by Microsoft in Redmond, WA on Dec 2nd-4th, 2019. This repository contains materials offered at the event,…☆33Updated 4 years ago
- code for privacy-preserving sat solver☆17Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Updated last year
- masked, bit-sliced AES-128 demo code☆14Updated 7 months ago