ACESLabUCSD / TinyGarbleCircuitSynthesisLinks
Circuit Synthesis for Yao's Garbled Circuit by TinyGarble
☆11Updated 5 years ago
Alternatives and similar repositories for TinyGarbleCircuitSynthesis
Users that are interested in TinyGarbleCircuitSynthesis are comparing it to the libraries listed below
Sorting:
- Hardware implementation of ORAM☆22Updated 8 years ago
- Defense/Attack PUF Library (DA PUF Library)☆51Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆33Updated last year
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆61Updated 5 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆105Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 6 months ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 5 years ago
- ☆20Updated 7 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆18Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- TinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits☆126Updated last year
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- masked, bit-sliced AES-128 demo code☆14Updated 9 months ago
- FPGA related files for ORAM☆14Updated 10 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- ☆14Updated 3 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- ☆30Updated 6 months ago
- Public repository of the UCSC CMPE220 class project☆10Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Updated last year
- ☆23Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago