ACESLabUCSD / TinyGarbleCircuitSynthesisLinks
Circuit Synthesis for Yao's Garbled Circuit by TinyGarble
☆11Updated 5 years ago
Alternatives and similar repositories for TinyGarbleCircuitSynthesis
Users that are interested in TinyGarbleCircuitSynthesis are comparing it to the libraries listed below
Sorting:
- Hardware implementation of ORAM☆24Updated 8 years ago
- Intel Homomorphic Encryption Acceleration Library for FPGAs, including open source implementation of FPGA kernels for accelerating NTT, I…☆107Updated 3 years ago
- Repo for code developed during the HEAT project (Homomorphic Encryption Applications Technology)☆63Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Updated last year
- TinyGarble: Logic Synthesis and Sequential Descriptions for Yao's Garbled Circuits☆127Updated 2 years ago
- The HEBench (homomorphic encryption benchmark) frontend consists of the components relevant to users running benchmarks, extending the te…☆20Updated 2 years ago
- Cryptanalysis of Physically Unclonable Functions☆91Updated last year
- Defense/Attack PUF Library (DA PUF Library)☆54Updated 5 years ago
- ☆25Updated 4 years ago
- Implementation of an RSA VDF evaluator targeting FPGAs.☆49Updated 6 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Bose–Chaudhuri–Hocquenghem Codes in Python☆13Updated 2 years ago
- An Implementation of the Number Theoretic Transform☆51Updated 2 years ago
- Provides a packaged collection of open source EDA tools☆12Updated 6 years ago
- ☆14Updated 3 years ago
- ☆28Updated 4 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆37Updated 4 years ago
- Repository for the SoK paper on Fully Homomorphic Encryption (FHE) compilers.☆82Updated 2 years ago
- A Hardware Implemented Poseidon Hasher☆19Updated 3 years ago
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆19Updated last year
- Intel HEXL library backend for OpenFHE, which uses AVX-512 instructions to accelerate the execution of OpenFHE cryptographic capabilities…☆18Updated 3 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 9 years ago
- ☆43Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- Marble FHE Library☆18Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 8 months ago