Used for hardware trojan detection（Based on Trust_Hub）
☆11Jul 30, 2019Updated 7 years ago
Alternatives and similar repositories for Hardware-Trojan-Detection-RTL-
Users that are interested in Hardware-Trojan-Detection-RTL- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Machine Learning Techniques for Hardware Trojan Detection☆28Sep 24, 2020Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Designing Logical Circuits using CADENCE☆10Feb 18, 2020Updated 6 years ago
- ☆13Oct 25, 2026Updated last week
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆34Feb 6, 2020Updated 6 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 8 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 5 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- 电子书☆13Mar 16, 2015Updated 11 years ago
- Random Embedding and Multi-objective Trust-region Bayesian Optimization for VLSI Flow Parameter Tuning☆11Dec 21, 2024Updated last year
- ☆12Oct 27, 2026Updated last week
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 9 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 8 years ago
- Exploring the Ed25519 (FPGA) design space.☆19Nov 23, 2017Updated 8 years ago
- Apio package with selected binaries from the YosysHQ/oss-cad-suite project☆11Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- C++ wrapper around KLEE and AFL for intelligent, coverage guided fuzzing. Developed while doing research at MWR Infosecurity☆18Aug 1, 2018Updated 8 years ago
- In-vehicle gateway intrusion detection based on ARM☆13Jan 26, 2021Updated 5 years ago
- ☆56Jul 6, 2023Updated 3 years ago
- 多媒体立体防护平台☆13May 22, 2025Updated last year
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- 10 Days of Statistics Challenges at HackerRank☆12May 17, 2019Updated 7 years ago
- FortifyPatch: Towards Tamper-resistant Live Patching in Linux-based Hypervisor.☆18Sep 22, 2025Updated last year
- A chess implementation in C++ with many player AIs, including a neural-network-powered AI not unlike Deepmind's AlphaZero chess engine...…☆23Dec 28, 2020Updated 5 years ago
- various microcontroller stuff☆10Jun 4, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a CNN based model which aims to automatically classify the ECG signals of a normal patient vs. a patient with AF and has been tra…☆52Mar 21, 2021Updated 5 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- CRC Theory and Implement. explain initial value of CRC☆16Feb 26, 2021Updated 5 years ago
- Vietnamese ID information detection☆19Jun 24, 2022Updated 4 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- personal practice☆11Sep 18, 2026Updated last month
- This repository contains the training code for my PyTorch YOLOX object detection tutorial.☆21Apr 27, 2025Updated last year