heheda12345 / Rectangle-PackingLinks
Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"
☆13Updated 6 years ago
Alternatives and similar repositories for Rectangle-Packing
Users that are interested in Rectangle-Packing are comparing it to the libraries listed below
Sorting:
- Database and Tool Framework for EDA☆123Updated 5 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- ☆20Updated last year
- VLSI EDA Global Router☆79Updated 8 years ago
- ☆30Updated 9 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆24Updated 2 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Updated 3 weeks ago
- ☆13Updated last year
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Updated 3 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Updated 2 years ago
- This Repo Contains the Source Code and Pretrained Model for the Paper "Layout Hotspot Detection with Feature Tensor Generation and Deep B…☆52Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- ☆14Updated 7 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆447Updated 6 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Updated last year
- This library is a low level parser for the GDSII file format.☆35Updated 8 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- An open multiple patterning framework☆82Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆298Updated last month
- ☆61Updated 4 years ago
- ☆10Updated 3 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- A parallel global router using the Galois framework☆30Updated 2 years ago