heheda12345 / Rectangle-PackingLinks
Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"
☆13Updated 5 years ago
Alternatives and similar repositories for Rectangle-Packing
Users that are interested in Rectangle-Packing are comparing it to the libraries listed below
Sorting:
- Database and Tool Framework for EDA☆113Updated 4 years ago
- A LTSPICE like circuit simulation software, base on Qt☆27Updated 5 years ago
- C++ library to create and read GDSII file☆22Updated 10 months ago
- Annealing-based PCB placement tool☆38Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Implementation of a Simulated Annealing based Floorplanner Tool for Chip Design Automation☆8Updated 5 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Pathfinder routing algorithm practice☆14Updated 8 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆26Updated 4 years ago
- C++ logic network library☆232Updated 2 weeks ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- Delay Calculation ToolKit☆31Updated 2 years ago
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆39Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- Heterogeneous Programming☆17Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- ☆31Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- EDA wiki☆54Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- ☆31Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- ☆22Updated 3 weeks ago
- ☆17Updated 8 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago