tinymlcontest / tinymlcontest2022_demo_exampleLinks
☆26Updated 2 years ago
Alternatives and similar repositories for tinymlcontest2022_demo_example
Users that are interested in tinymlcontest2022_demo_example are comparing it to the libraries listed below
Sorting:
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- ☆19Updated 4 years ago
- ☆31Updated 7 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆27Updated last year
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- Conditional channel- and precision-pruning on neural networks☆72Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆71Updated 5 years ago
- ☆21Updated 3 years ago
- ☆35Updated 6 years ago
- Static Block Floating Point Quantization for CNN☆36Updated 4 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆13Updated 9 months ago
- ☆23Updated 4 years ago
- This repository containts the pytorch scripts to train mixed-precision networks for microcontroller deployment, based on the memory contr…☆50Updated last year
- [ICLR 2021] HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark☆112Updated 2 years ago
- ☆35Updated 5 years ago
- ☆17Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- ☆72Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago