tinymlcontest / tinymlcontest2022_demo_exampleLinks
☆26Updated 2 years ago
Alternatives and similar repositories for tinymlcontest2022_demo_example
Users that are interested in tinymlcontest2022_demo_example are comparing it to the libraries listed below
Sorting:
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆19Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- ☆32Updated 10 months ago
- ☆21Updated 3 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 5 years ago
- ☆71Updated 5 years ago
- Conditional channel- and precision-pruning on neural networks☆72Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 3 years ago
- ☆17Updated 3 years ago
- ☆23Updated 4 years ago
- ☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Updated 4 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- ☆35Updated 6 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆27Updated last year
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆94Updated 6 months ago
- ☆35Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆72Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago