DaCH: dataflow cache for high-level synthesis.
☆20Jul 27, 2023Updated 2 years ago
Alternatives and similar repositories for DaCH
Users that are interested in DaCH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- A project for self-implementation of deep learning on FPGAs☆18Aug 24, 2020Updated 5 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- From Pytorch model to C++ for Vitis HLS☆20Updated this week
- ☆72Feb 16, 2023Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆49Apr 8, 2023Updated 2 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- ☆10Nov 20, 2014Updated 11 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated last year
- Yet another Bloomfilter implementation in Python, compatible with Java's Guava library☆12Aug 10, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- ☆15Aug 15, 2025Updated 7 months ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated 6 months ago
- ☆15Jul 3, 2024Updated last year
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- ☆14Jun 6, 2022Updated 3 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- A minimal Database Management System that prioritizes storage space usage and fast lookup/query times.☆12Apr 15, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆16Mar 2, 2026Updated 3 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆336Jan 20, 2025Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Collection of PhD Advice Links☆20Oct 14, 2022Updated 3 years ago
- Research project on scaling GPU-accelerated data management to large data volumes. Code base of two SIGMOD papers.☆17Jun 14, 2022Updated 3 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆39Updated this week
- Low-latency query compiler☆16Jun 3, 2022Updated 3 years ago
- ☆20May 5, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago