DaCH: dataflow cache for high-level synthesis.
☆20Jul 27, 2023Updated 3 years ago
Alternatives and similar repositories for DaCH
Users that are interested in DaCH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆26Sep 8, 2025Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 3 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆25Sep 15, 2026Updated 3 weeks ago
- A project for self-implementation of deep learning on FPGAs☆17Aug 24, 2020Updated 6 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆35Jan 21, 2021Updated 5 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- ☆73Feb 16, 2023Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆78Dec 19, 2025Updated 9 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- Yet another Bloomfilter implementation in Python, compatible with Java's Guava library☆12Updated this week
- ☆14Jul 8, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆26Dec 1, 2020Updated 5 years ago
- PyTorch Memory Efficient Sparse Sparse Matrix Multiplication☆12Aug 12, 2024Updated 2 years ago
- ☆88Mar 5, 2024Updated 2 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- A Linux shell written in LEX/YACC☆11Apr 12, 2015Updated 11 years ago
- A minimal pseudo-Database Management System that prioritizes storage space usage and fast lookup/query times.☆12Jul 29, 2026Updated 2 months ago
- The Carnegie Mellon Robot Navigation Toolkit.☆12Sep 25, 2014Updated 12 years ago
- Mad Zombie Classic 4th☆14Oct 8, 2023Updated 3 years ago
- ☆15Aug 15, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Jul 3, 2024Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- ☆11May 15, 2024Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated last year
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆18May 28, 2026Updated 4 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- ☆15Mar 3, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆390Jan 20, 2025Updated last year
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- ☆15Dec 2, 2019Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago