DaCH: dataflow cache for high-level synthesis.
☆20Jul 27, 2023Updated 2 years ago
Alternatives and similar repositories for DaCH
Users that are interested in DaCH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆73Feb 16, 2023Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆385Jan 20, 2025Updated last year
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆51Apr 8, 2023Updated 3 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆10Nov 20, 2014Updated 11 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Examples of how to approach server side rendering using Deno, Oak, and Handlebars.☆16Feb 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 8, 2022Updated 3 years ago
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated last year
- Yet another Bloomfilter implementation in Python, compatible with Java's Guava library☆12Aug 10, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- ☆15Jul 3, 2024Updated last year
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated 8 months ago
- "Circuit Construction Kit: DC" is an educational simulation in HTML5, by PhET Interactive Simulations.☆16Apr 10, 2026Updated last month
- PyTorch Memory Efficient Sparse Sparse Matrix Multiplication☆12Aug 12, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆16Jan 12, 2023Updated 3 years ago
- A minimal Database Management System that prioritizes storage space usage and fast lookup/query times.☆12Apr 15, 2024Updated 2 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 11 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- EVEVALB is a python version of Evalb which is used to score the bracket tree banks.☆16Apr 22, 2019Updated 7 years ago
- ☆15Dec 2, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆12May 16, 2024Updated 2 years ago
- ☆16Oct 18, 2020Updated 5 years ago
- AiTer Optimized Model☆88May 17, 2026Updated last week
- Research project on scaling GPU-accelerated data management to large data volumes. Code base of two SIGMOD papers.☆17Jun 14, 2022Updated 3 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆43Updated this week