brigio345 / DaCHLinks
DaCH: dataflow cache for high-level synthesis.
☆20Updated 2 years ago
Alternatives and similar repositories for DaCH
Users that are interested in DaCH are comparing it to the libraries listed below
Sorting:
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆24Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Public release☆58Updated 6 years ago
- ☆29Updated last year
- ☆28Updated 6 years ago
- ☆80Updated 11 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- ☆72Updated 2 years ago
- ☆70Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- BlackParrot on Zynq☆47Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- ☆57Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55Updated 4 years ago