DaCH: dataflow cache for high-level synthesis.
☆20Jul 27, 2023Updated 2 years ago
Alternatives and similar repositories for DaCH
Users that are interested in DaCH are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DUTH RISC V Microprocessor for High Level Synthesis☆10Jun 23, 2023Updated 2 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Jun 5, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆52Apr 8, 2023Updated 3 years ago
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆25Dec 1, 2020Updated 5 years ago
- ☆14Jul 8, 2022Updated 3 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 4 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- A Linux shell written in LEX/YACC☆11Apr 12, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- ☆15Aug 15, 2025Updated 9 months ago
- ☆15Jul 3, 2024Updated last year
- Small collection of scripts related to tpch☆11Aug 26, 2025Updated 9 months ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆16Jan 12, 2023Updated 3 years ago
- ☆14Jun 6, 2022Updated 4 years ago
- A minimal Database Management System that prioritizes storage space usage and fast lookup/query times.☆12Apr 15, 2024Updated 2 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆16May 28, 2026Updated 2 weeks ago
- ☆15Dec 2, 2019Updated 6 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆341Jan 20, 2025Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆12May 16, 2024Updated 2 years ago
- ☆16Oct 18, 2020Updated 5 years ago
- Research project on scaling GPU-accelerated data management to large data volumes. Code base of two SIGMOD papers.☆17Jun 14, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆45Updated this week
- Collection of PhD Advice Links☆22Oct 14, 2022Updated 3 years ago
- Low-latency query compiler☆17Jun 3, 2022Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆21Aug 24, 2025Updated 9 months ago