CY0807 / ZYNQ_PL_CONV_ACCLinks
一个基于AXI接口的PL端卷积加速器,可由PS端调用
☆13Updated 2 years ago
Alternatives and similar repositories for ZYNQ_PL_CONV_ACC
Users that are interested in ZYNQ_PL_CONV_ACC are comparing it to the libraries listed below
Sorting:
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆54Updated 3 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- ☆39Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆112Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆33Updated 9 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- ☆15Updated last year
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- syn script for DC Compiler☆13Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- ☆65Updated 6 years ago
- AXI总线连接器☆99Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago