一个基于AXI接口的PL端卷积加速器，可由PS端调用
☆13Apr 15, 2023Updated 2 years ago
Alternatives and similar repositories for ZYNQ_PL_CONV_ACC
Users that are interested in ZYNQ_PL_CONV_ACC are comparing it to the libraries listed below
Sorting:
- A scientific graphing library for QtQuick☆14Feb 24, 2026Updated last week
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Welcome to CV-PCL Viewer! This software has simple image and video processing functions, as well as the ability to visualize point cloud …☆16Jul 20, 2024Updated last year
- Chess in C++ and Qt☆10Feb 11, 2023Updated 3 years ago
- my first ever browser game☆10Jun 21, 2025Updated 8 months ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 6 months ago
- ☆11Nov 22, 2025Updated 3 months ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 4 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆12Nov 10, 2024Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- ☆12Sep 24, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated 5 months ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- ☆11Aug 2, 2024Updated last year
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- Clayground is a Qt based environment that allows using C++, JavaScript and QML to rapidly develop apps in a sandbox environment with live…☆11Feb 25, 2026Updated last week
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- ☆15Dec 6, 2024Updated last year
- CIS 501: Computer Architecture Fall 2019☆22Apr 21, 2020Updated 5 years ago
- A Single-path Delay Feedback FFT Generator☆13Mar 20, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- ☆10Apr 4, 2025Updated 11 months ago
- Portable Event-driven scheduler (Run To Completion) OS for microcontrollers☆11Nov 2, 2022Updated 3 years ago
- 英雄联盟战绩查询工具☆27Dec 31, 2024Updated last year
- ☆13Nov 9, 2023Updated 2 years ago
- Open-source HMI (Human Machine Interface) software written in C++ and QML☆16Oct 17, 2025Updated 4 months ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- 3D SVO Navigation, pathfinding and movement plugin for Unreal Engine 5☆34Dec 16, 2025Updated 2 months ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Frequently updated list of dLLM (Diffusion Large Language Models) papers, models, and other resources☆22Jan 30, 2026Updated last month
- ☆53Apr 19, 2019Updated 6 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago