buaa-zzx / Deep_learning_on_FPGA
在FPGA上部署深度学习项目
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Deep_learning_on_FPGA
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆32Updated last week
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- ☆45Updated last year
- A DNN Accelerator implemented with RTL.☆61Updated last year
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆37Updated 7 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆29Updated 5 years ago
- FPGA☆141Updated 4 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- ☆26Updated 2 months ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- Accelerating DNN inference and training on Zynq☆14Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆17Updated 10 months ago