buaa-zzx / Deep_learning_on_FPGA
在FPGA上部署深度学习项目
☆21Updated 4 years ago
Alternatives and similar repositories for Deep_learning_on_FPGA
Users that are interested in Deep_learning_on_FPGA are comparing it to the libraries listed below
Sorting:
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆79Updated 3 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆54Updated 2 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆58Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆179Updated last year
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 中文:☆99Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆43Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- ☆52Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- FPGA☆154Updated 10 months ago
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 4 months ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago