buaa-zzx / Deep_learning_on_FPGA
在FPGA上部署深度学习项目
☆21Updated 4 years ago
Alternatives and similar repositories for Deep_learning_on_FPGA:
Users that are interested in Deep_learning_on_FPGA are comparing it to the libraries listed below
- FPGA实现动态图像识别☆20Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆52Updated last month
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆16Updated last year
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆94Updated last year
- ☆52Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Accelerating DNN inference and training on Zynq☆15Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆148Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA☆153Updated 9 months ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 5 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆101Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆64Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- ☆45Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆39Updated 4 years ago