buaa-zzx / Deep_learning_on_FPGA
在FPGA上部署深度学习项目
☆21Updated 3 years ago
Alternatives and similar repositories for Deep_learning_on_FPGA:
Users that are interested in Deep_learning_on_FPGA are comparing it to the libraries listed below
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- FPGA实现动态图像识别☆16Updated 4 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆78Updated last year
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA☆146Updated 7 months ago
- image processing based FPGA☆100Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆58Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆219Updated 6 years ago
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- ☆51Updated last year
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆15Updated 10 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆32Updated 9 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- FPGA图像处理仿真平台☆25Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago