Examples from the book by Deschamps et al. https://www.amazon.com/Implementation-Arithmetic-Functions-Electrical-Engineering/dp/9400729863
☆21Apr 17, 2019Updated 7 years ago
Alternatives and similar repositories for Guide-to-FPGA-Implementation-of-Arithmetic-Functions
Users that are interested in Guide-to-FPGA-Implementation-of-Arithmetic-Functions are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆28Jul 8, 2026Updated last month
- An example of how to use Avalon interrupts on the Cyclone V FPGA☆15May 25, 2014Updated 12 years ago
- A Toolkit For MRF☆11Mar 12, 2019Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- ☆28Sep 11, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Silicon Development Testing Unit using JTAG☆15Apr 25, 2026Updated 3 months ago
- Monte Carlo Render Viewing and Visualization Tools☆11Apr 20, 2021Updated 5 years ago
- Implementation of an Artificial Neural Network (ANN) on FPGA using VHDL☆13Jun 22, 2016Updated 10 years ago
- UDP/IP Core☆12Jul 17, 2014Updated 12 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- A demo demonstrating a high precision RT caustics algorithm, which has been integrated into NVIDIA's UE4 RTX branch (https://github.com/N…☆33Aug 6, 2022Updated 4 years ago
- ☆11Sep 7, 2023Updated 2 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- BK-0010-01 on ESP8266 emulator☆37Feb 8, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Jun 17, 2020Updated 6 years ago
- Code for fast approximate generalized winding number (solid angle) computation for triangle soups☆17Feb 17, 2022Updated 4 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- TCP/IP and UDP/IP protocol stack off-loading☆19Aug 9, 2020Updated 6 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 7 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- The code for Joint Neural Architecture Search and Quantization☆14Apr 10, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆15Sep 24, 2020Updated 5 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Split your restaurant tab into fair shares☆10Oct 9, 2020Updated 5 years ago
- A Gradle Plugin for setting up Kotlin Multiplatform projects☆12Aug 23, 2025Updated 11 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- A hobby language and API for cross API and cross platform ray tracing☆13Oct 23, 2022Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Probabilistic inference for models of behaviour☆13Mar 5, 2026Updated 5 months ago
- An MIT graphics library for the Badge.Team and the wider community.☆22Aug 7, 2026Updated last week
- Zcash FPGA acceleration engine☆134Sep 10, 2020Updated 5 years ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆23Jun 19, 2026Updated last month
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 2 weeks ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 4 months ago
- A Hardware Implemented Poseidon Hasher☆20Apr 15, 2022Updated 4 years ago