jedbrooke / FPGA-face-detectionLinks
implementation in verilog rtl for an FPGA to detect the presence of a face in an image
☆12Updated 4 years ago
Alternatives and similar repositories for FPGA-face-detection
Users that are interested in FPGA-face-detection are comparing it to the libraries listed below
Sorting:
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- FPGA实现简单的图像处理算法☆63Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆61Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆45Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆79Updated 4 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆132Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆139Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- image processing based FPGA☆113Updated 4 years ago
- FPGA图像处理仿真平台☆28Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆361Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Updated 4 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆28Updated 4 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆100Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆62Updated 6 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆212Updated last month
- Implementation of CNN using Verilog☆233Updated 8 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆17Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆14Updated 5 years ago
- fpga读取摄像头数据上传到上位机,720P@60Hz☆19Updated 4 years ago