automl / MODNASLinks
Official Repo for "Multi-objective Differentiable Neural Architecture Search"
☆15Updated last year
Alternatives and similar repositories for MODNAS
Users that are interested in MODNAS are comparing it to the libraries listed below
Sorting:
- ☆10Updated 2 years ago
- ☆32Updated last year
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- Implementation of ENAS for CNNs on CIFAR 10☆11Updated 6 years ago
- [ICLR 2021] HW-NAS-Bench: Hardware-Aware Neural Architecture Search Benchmark☆113Updated 2 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆26Updated 2 years ago
- ☆14Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 4 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- ☆17Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆21Updated 3 years ago
- μNAS is a neural architecture search (NAS) system that designs small-yet-powerful microcontroller-compatible neural networks.☆82Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆48Updated 5 years ago
- ☆28Updated 2 years ago
- Personal Website☆11Updated 7 months ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- ☆62Updated 5 years ago
- ☆11Updated last year
- ☆40Updated 2 years ago