idea-fasoc / openfasoc-tapeouts

Related projects ⓘ

Alternatives and complementary repositories for openfasoc-tapeouts

• ABKGroup / PROBE3.0
  ☆36Updated 7 months ago
• mabrains / Analog_blocks
  Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.
  ☆26Updated 2 years ago
• MatBucher / ekv3model
  ☆13Updated 7 months ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆27Updated 3 months ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 3 months ago
• idea-fasoc / fasoc
  ☆52Updated last year
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆45Updated 6 months ago
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆34Updated last year
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 3 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated last month
• Ravenslofty / librecell
  ☆19Updated 3 years ago
• aolofsson / POSH
  ☆39Updated 4 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆26Updated 4 years ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆63Updated last month
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆30Updated 4 years ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆73Updated 3 months ago
• efabless / caravel_user_project_analog
  ☆45Updated 2 months ago
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆38Updated 3 months ago
• USCPOSH / AMS_KGD
  A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.
  ☆36Updated 3 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆43Updated last year
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆37Updated 5 years ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆54Updated this week
• The-OpenROAD-Project / OpenRCX
  ☆19Updated 3 years ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆45Updated last week
• yash-k99 / vsdsram
  Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM
  ☆19Updated 4 years ago
• vsdip / vsdsram_sky130
  ☆39Updated 2 years ago
• ShonTaware / SRAM_SKY130
  Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns
  ☆63Updated 3 years ago