benvarkey / JuViLinks
Jupyter kernel for Cadence SKILL
☆22Updated 8 years ago
Alternatives and similar repositories for JuVi
Users that are interested in JuVi are comparing it to the libraries listed below
Sorting:
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆79Updated 8 years ago
- Cadence Virtuoso Design Management System☆36Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Read Spectre PSF files☆69Updated 2 weeks ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆51Updated last week
- Connect Cadence Virtuoso to a Python client using sockets.☆17Updated 5 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆43Updated last week
- Python interface to Cadence Virtuoso data☆14Updated 11 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Python interface for Cadence Spectre☆18Updated 3 months ago
- Advanced integrated circuits 2023☆32Updated last year
- Skill language interpreter☆71Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆63Updated this week
- Donald Amundson's Python interface to OpenAccess IC design data API☆18Updated 15 years ago
- BAG framework☆41Updated last year
- A python3 gm/ID starter kit☆56Updated 3 months ago
- PSF simulation data c++ library☆27Updated last year
- BAG framework☆30Updated 11 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- ☆22Updated 4 years ago
- my cadence/virtuoso/icfb skill functions develloped over the years☆144Updated 2 weeks ago
- Cadence Virtuoso Git Integration written in SKILL++☆158Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Files for Advanced Integrated Circuits☆32Updated last month
- ☆19Updated last year
- Hardware Description Library☆88Updated 7 months ago
- ☆56Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- Verilog-A simulation models☆89Updated last month
- Interchange formats for chip design.☆36Updated 6 months ago