benvarkey / JuVi
Jupyter kernel for Cadence SKILL
☆22Updated 8 years ago
Alternatives and similar repositories for JuVi:
Users that are interested in JuVi are comparing it to the libraries listed below
- Python interface to Cadence Virtuoso data☆14Updated 11 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆78Updated 8 years ago
- Cadence Virtuoso Design Management System☆34Updated 2 years ago
- Read Spectre PSF files☆60Updated last week
- Connect Cadence Virtuoso to a Python client using sockets.☆15Updated 4 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆36Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆42Updated 3 weeks ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- SKILL Package Manager☆8Updated 6 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- A python3 gm/ID starter kit☆47Updated 7 months ago
- A tiny Python package to parse spice raw data files.☆51Updated 2 years ago
- PSF simulation data c++ library☆27Updated last year
- Python interface for Cadence Spectre☆12Updated 2 months ago
- How to correctly write a flicker-noise model for RF simulation.☆20Updated 2 years ago
- Advanced integrated circuits 2023☆30Updated last year
- ☆22Updated 4 years ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 4 years ago
- Open Analog Design Environment☆23Updated last year
- BAG framework☆40Updated 8 months ago
- ☆17Updated last year
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆81Updated last week
- Automatic generation of real number models from analog circuits☆39Updated last year
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- Donald Amundson's Python interface to OpenAccess IC design data API☆16Updated 14 years ago
- BAG framework☆26Updated 3 months ago
- Interchange formats for chip design.☆29Updated 3 weeks ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆11Updated 5 years ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆34Updated 5 years ago