devindang/dv-cpu-rv external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

devindang/dv-cpu-rv

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/devindang/dv-cpu-rv)

Close

devindang / dv-cpu-rvView on GitHubMore

• External links
• Readme badge

A harvard architecture CPU based on RISC-V.

☆15Aug 25, 2023Updated 2 years ago

Alternatives and similar repositories for dv-cpu-rv

Users that are interested in dv-cpu-rv are comparing it to the libraries listed below

• devindang / openip-hdl

  View on GitHub
  Open IP in Hardware Description Language.
  ☆29Sep 4, 2023Updated 2 years ago
• pulp-platform / safety_island

  View on GitHub
  A reliable, real-time subsystem for the Carfield SoC
  ☆19Dec 2, 2025Updated 2 months ago
• nakane1chome / modern-cxx-riscv

  View on GitHub
  Baremetal RISC-V examples with modern C++
  ☆17May 31, 2025Updated 9 months ago
• QmppmQ / riscv

  View on GitHub
  ☆24May 26, 2022Updated 3 years ago
• fluctlight001 / cpu_for_nscscc2022_single

  View on GitHub
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆48Aug 22, 2022Updated 3 years ago
• beetrandahiya / Periodic-Table

  View on GitHub
  Periodica is a Beautiful yet extremely useful and intuitive Periodic Table representation.
  ☆11Jul 20, 2022Updated 3 years ago
• vlotnik / uvm_modem

  View on GitHub
  UVM components for DSP tasks (MODulation/DEModulation)
  ☆14Mar 2, 2022Updated 3 years ago
• stineje / sky130RHBDlib

  View on GitHub
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆13Feb 19, 2026Updated last week
• ARM-software / m-profile-user-guide-examples

  View on GitHub
  Example software projects to accompany the Armv8-M architecture User Guides
  ☆36Jan 27, 2025Updated last year
• kuladeepsaireddy / OpenNoc

  View on GitHub
  ☆40Apr 28, 2019Updated 6 years ago
• ChinaQMTECH / QM_XC7A100T_WUKONG_BOARD

  View on GitHub
  ☆41Jan 28, 2024Updated 2 years ago
• hsa-ees / paranut

  View on GitHub
  The ParaNut Processor - Highly Parallel and More Than Just a CPU Core
  ☆36Jun 21, 2023Updated 2 years ago
• chosertech / HIT-Thesis-Typst

  View on GitHub
  哈尔滨工业大学 Typst 论文模板 | 本仓库是 universal-hit-thesis 的镜像，为维护模板早期版本在 Typst Universe 上的链接而设置，请移步至 HITSZ OSA 的仓库
  ☆10Mar 8, 2025Updated 11 months ago
• VerticalResearchGroup / microbench

  View on GitHub
  Extremely Simple Microbenchmarks
  ☆41May 23, 2018Updated 7 years ago
• amiraa127 / Sparse_MultiFrontal

  View on GitHub
  Fast Sparse Multifrontal Solver
  ☆11May 27, 2015Updated 10 years ago
• ics-jku / instruction-decoder

  View on GitHub
  ☆19Feb 12, 2026Updated 2 weeks ago
• zero-day-labs / riscv-iommu

  View on GitHub
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆112Sep 24, 2025Updated 5 months ago
• AbdelrahmanYassien11 / Verification-of-an-Asynchronous-FIFO-using-UVM-SVA

  View on GitHub
  Verification of an Asynchronous FIFO using UVM & SVA
  ☆11Jun 26, 2025Updated 8 months ago
• LSC-Unicamp / processor_ci

  View on GitHub
  Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.
  ☆17Dec 7, 2025Updated 2 months ago
• silicon-vlsi / VLSI-2024

  View on GitHub
  Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.
  ☆11Apr 9, 2023Updated 2 years ago
• pulp-platform / iDMA

  View on GitHub
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆196Updated this week
• ghosh17 / DualCoreProcessor

  View on GitHub
  ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor
  ☆11Aug 23, 2017Updated 8 years ago
• AsFigo / apb_uvc_verilator

  View on GitHub
  APB UVC ported to Verilator
  ☆11Nov 19, 2023Updated 2 years ago
• LSC-Unicamp / processor-ci-website

  View on GitHub
  Processor CI project Website
  ☆10Jul 1, 2025Updated 8 months ago
• mhillenbrand / IntelPerformanceCounterMonitor

  View on GitHub
  ☆10Jan 9, 2017Updated 9 years ago
• yhlleo / ImageDataAugmentation

  View on GitHub
  Image data augmentation via flipping and rotation.
  ☆11Jan 16, 2019Updated 7 years ago
• capablevms / cheri-examples

  View on GitHub
  CHERI sample C programs
  ☆12Jan 16, 2025Updated last year
• Bitmessage / PyBMAndroidQt

  View on GitHub
  PyBitmessage API frontend for Android using QT5 and python 3
  ☆12Oct 3, 2018Updated 7 years ago
• pulp-platform / gpio

  View on GitHub
  Parametric GPIO Peripheral
  ☆12Jan 30, 2025Updated last year
• MeiyuanXiang / r2live_MeiyuanXiang

  View on GitHub
  r2live相关论文、代码中文注释以及代码改动
  ☆11Sep 24, 2021Updated 4 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• plusangel / solid_principles_cpp

  View on GitHub
  SOLID principles using modern C++
  ☆10Dec 11, 2021Updated 4 years ago
• zyedidia / riscinator

  View on GitHub
  A tiny 3-stage RISC-V core written in Chisel.
  ☆16Apr 14, 2023Updated 2 years ago
• asicnet / gen_uvm

  View on GitHub
  EasierUVM from Doulos now written in Python for easier UVM with framework and template generator
  ☆13Sep 28, 2022Updated 3 years ago
• oresat / oresat-magnetorquer

  View on GitHub
  Magnetorquer related hardware design
  ☆10Jan 26, 2026Updated last month
• jwwebbopen / SystemVerilogTools

  View on GitHub
  Tools for SystemVerilog development.
  ☆15Jan 3, 2018Updated 8 years ago
• mbits-mirafra / UVMCourse

  View on GitHub
  Structured UVM Course
  ☆64Jan 4, 2024Updated 2 years ago
• franzflasch / leiwand_rv32

  View on GitHub
  RISC-V RV32I CPU written in verilog
  ☆10Jul 11, 2020Updated 5 years ago
• FreeHand-UltraSound / MatLab-FieldII

  View on GitHub
  MatLab program based on the package for ultrasound simulation Field II
  ☆15Jan 20, 2021Updated 5 years ago