zhhangBian / BOOM_chipLinks
乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四
☆15Updated 11 months ago
Alternatives and similar repositories for BOOM_chip
Users that are interested in BOOM_chip are comparing it to the libraries listed below
Sorting:
- ☆66Updated last year
- ☆77Updated 3 months ago
- ☆86Updated 3 months ago
- ☆68Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 2 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆30Updated 3 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- A framework for ysyx flow☆11Updated 9 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Build mini linux for your own RISC-V emulator!☆21Updated 10 months ago
- ☆24Updated last week
- ☆18Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆19Updated 11 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 4 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆25Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- ☆156Updated this week
- ☆67Updated 6 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- riscv指令集,单周期以及五级流水线CPU☆79Updated 7 months ago
- ☆30Updated last month
- Documentation for XiangShan Design☆29Updated 3 weeks ago
- 一生一芯项目☆15Updated last year