zhhangBian / BOOM_chipLinks
乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四
☆14Updated 9 months ago
Alternatives and similar repositories for BOOM_chip
Users that are interested in BOOM_chip are comparing it to the libraries listed below
Sorting:
- ☆64Updated last month
- ☆66Updated 10 months ago
- ☆86Updated last month
- ☆21Updated 2 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆66Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A framework for ysyx flow☆11Updated 7 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated 2 weeks ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆17Updated 6 years ago
- ☆67Updated 3 months ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- Documentation for XiangShan Design☆26Updated last week
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆54Updated last year
- ☆64Updated 2 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Build mini linux for your own RISC-V emulator!☆21Updated 8 months ago
- ☆18Updated 2 years ago
- ☆38Updated last year
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆14Updated 8 months ago
- ☆42Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆135Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago