zhhangBian/BOOM_chip external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

zhhangBian/BOOM_chip

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/zhhangBian/BOOM_chip)

Close

zhhangBian / BOOM_chipView on GitHubMore

• External links
• Readme badge

乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四

☆24Aug 20, 2024Updated 2 years ago

Alternatives and similar repositories for BOOM_chip

Users that are interested in BOOM_chip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• MAdrid1011 / USTC-NSCSCC

  View on GitHub
  中国科学技术大学龙芯杯参赛作品仓库合集
  ☆20Oct 2, 2024Updated 2 years ago
• huang-jl / LLCL-MIPS

  View on GitHub
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆41Jan 26, 2022Updated 4 years ago
• MrAMS / NagiCore

  View on GitHub
  顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel
  ☆32Jan 25, 2026Updated 9 months ago
• fluctlight001 / cpu_for_nscscc2020

  View on GitHub
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆47Aug 24, 2020Updated 6 years ago
• BUAA-CI-LAB / BHLA.README

  View on GitHub
  ☆18Jul 31, 2024Updated 2 years ago
• GPUs on demand by Runpod - Special Offer Available • Ad
  Run AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
• iFuProcessor / iFuCore

  View on GitHub
  ☆25Aug 11, 2024Updated 2 years ago
• hjain28 / TAGE_BranchPredictor

  View on GitHub
  ☆10Jan 30, 2019Updated 7 years ago
• NoAXI / NoAXI-LoongArch-CPU

  View on GitHub
  Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品
  ☆26Sep 14, 2024Updated 2 years ago
• HIT-MaRiver-mips / cpucore-mariver

  View on GitHub
  ☆35Aug 22, 2023Updated 3 years ago
• ykykzq / SimpleCPU

  View on GitHub
  基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。
  ☆43Apr 24, 2025Updated last year
• avikram2 / RISCVPipelinedProcessor

  View on GitHub
  Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…
  ☆15Dec 23, 2022Updated 3 years ago
• spokeyjoe / LoongArchCPU

  View on GitHub
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆35May 29, 2024Updated 2 years ago
• curryfromuestc / FP8fpu

  View on GitHub
  这是一个用chisel实现的FP8混合乘加单元
  ☆19Jun 18, 2025Updated last year
• cyyself / ucore-loongarch32

  View on GitHub
  将uCore移植到Loongarch 32
  ☆38Nov 5, 2023Updated 3 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• EPFL-LAP / fpga19-MOMS

  View on GitHub
  ☆16Dec 3, 2020Updated 5 years ago
• gmlayer0 / wired

  View on GitHub
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆34Aug 9, 2024Updated 2 years ago
• jiegec / chisel-memory-lower

  View on GitHub
  Lower chisel memories to SRAM macros
  ☆13Mar 25, 2024Updated 2 years ago
• martinKindall / xv6-rv32

  View on GitHub
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆12Feb 12, 2023Updated 3 years ago
• yuzibo / riscv32

  View on GitHub
  ☆12Jun 24, 2023Updated 3 years ago
• kazutoiris / MIT6.175

  View on GitHub
  MIT6.175 & MIT6.375 Study Notes
  ☆51Apr 21, 2023Updated 3 years ago
• m-asiatici / MSHR-rich

  View on GitHub
  A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…
  ☆23Dec 3, 2020Updated 5 years ago
• SocialistDalao / UltraMIPS_NSCSCC

  View on GitHub
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆151Jun 23, 2024Updated 2 years ago
• MrAMS / Nagi

  View on GitHub
  CPU敏捷开发框架（龙芯杯2024）
  ☆28Sep 6, 2024Updated 2 years ago
• 1-Click AI Models by DigitalOcean Gradient • Ad
  Deploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
• Jpz-sdju / trinity

  View on GitHub
  ☆44Jul 28, 2025Updated last year
• Kumonda221-CrO3 / gitlab-runner-vivado

  View on GitHub
  Vivado in GitLab-Runner for GitLab CI/CD
  ☆10Oct 27, 2022Updated 4 years ago
• MarSoft / nerdtree-grep-plugin

  View on GitHub
  Based on https://gist.github.com/masaakif/414375 but installable by Vundle
  ☆10Jun 3, 2017Updated 9 years ago
• isnthzy / nscscc2024-liangyi

  View on GitHub
  nscscc2024，HPU河南理工大学参赛作品，两仪处理器
  ☆13Aug 24, 2024Updated 2 years ago
• pulp-platform / ace

  View on GitHub
  ☆27Oct 25, 2026Updated last week
• abmfy / cod23-grp04

  View on GitHub
  A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…
  ☆15Feb 14, 2024Updated 2 years ago
• njzhenghy / SpikingLLM

  View on GitHub
  Official implement for Distribution-Aware Multi-Granularity Phase Coding: Towards Lower Conversion Error for Spike-Driven Large Language …
  ☆13Jun 16, 2026Updated 4 months ago
• Silverster98 / bit_nscscc_suggestion

  View on GitHub
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆142Oct 24, 2020Updated 6 years ago
• JamesAslan / MicroArchBench

  View on GitHub
  ☆85Oct 29, 2024Updated 2 years ago
• AI Agents on DigitalOcean Gradient AI Platform • Ad
  Build production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
• lc783 / LAS

  View on GitHub
  ☆10Dec 5, 2025Updated 11 months ago
• MAdrid1011 / Zircon-2024

  View on GitHub
  Zircon CPU in 2024
  ☆14Nov 21, 2025Updated 11 months ago
• redoop / riscv-bitnet-accelerator

  View on GitHub
  RISC-V AI Accelerator SoC with innovative BitNet multiplier-free architecture. Features PicoRV32 CPU, dual AI accelerators (6.4 GOPS), an…
  ☆13Jan 20, 2026Updated 9 months ago
• aniketp / ipcp-dsp

  View on GitHub
  Instruction Pointer Classifier and Dynamic Degree Stream based Hardware Cache Prefetching
  ☆16Nov 16, 2019Updated 6 years ago
• tenstorrent / tt-dfd

  View on GitHub
  ☆15Oct 26, 2026Updated last week
• xiazhuo / nscc2022_personal

  View on GitHub
  NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）
  ☆75Mar 19, 2024Updated 2 years ago
• 2006wzt / HUST-riscv-CPU

  View on GitHub
  HUST-2022-组原课程设计：单周期CPU->支持动态分支预测的五段流水CPU+团队任务（2048）
  ☆15Dec 7, 2022Updated 3 years ago