zhhangBian / BOOM_chipLinks
乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四
☆15Updated last year
Alternatives and similar repositories for BOOM_chip
Users that are interested in BOOM_chip are comparing it to the libraries listed below
Sorting:
- ☆86Updated this week
- ☆70Updated 2 years ago
- ☆89Updated last month
- ☆67Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆186Updated last year
- ☆31Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 5 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆62Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆145Updated last year
- CPU Design Based on RISCV ISA☆122Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 7 months ago
- A framework for ysyx flow☆12Updated last year
- ☆68Updated 9 months ago
- ☆20Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆41Updated 5 years ago
- ☆33Updated 3 months ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- ☆18Updated 2 years ago
- ☆156Updated 2 weeks ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆30Updated 4 months ago