zhhangBian / BOOM_chipLinks
乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四
☆16Updated last year
Alternatives and similar repositories for BOOM_chip
Users that are interested in BOOM_chip are comparing it to the libraries listed below
Sorting:
- ☆83Updated 5 months ago
- ☆67Updated last year
- ☆70Updated 2 years ago
- ☆87Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆179Updated 11 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A framework for ysyx flow☆11Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆67Updated 8 months ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 4 months ago
- ☆28Updated 2 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- CPU Design Based on RISCV ISA☆122Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 6 months ago
- 顺序单/双发射LA32R处理器 ( 龙芯杯2024) A LA32R CPU in chisel☆25Updated 10 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- 一生一芯RISCV处理器核代码仓库(包括相关工具)☆15Updated last year
- ☆20Updated last year
- ☆18Updated 2 years ago
- ☆156Updated last week
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- ☆30Updated 3 months ago
- riscv指令集,单周期以及五级流水线CPU☆84Updated 9 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year