spokeyjoe / LoongArchCPULinks
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆23Updated last year
Alternatives and similar repositories for LoongArchCPU
Users that are interested in LoongArchCPU are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- 一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块☆15Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 3 years ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆54Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆26Updated last year
- 2022年龙芯杯个人赛 单发射110M（含icache）☆45Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- ☆19Updated 9 months ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆13Updated 3 years ago
- ☆66Updated 2 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- ☆66Updated 9 months ago
- ☆64Updated last month
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆18Updated 3 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆81Updated 5 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆14Updated 9 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 6 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A framework for ysyx flow☆11Updated 7 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 2 months ago
- 《CPU设计实战》学习记录及代码☆12Updated last year
- ☆86Updated last month
- 我设计了一些数字集成电路的教学实验，供大家学习~☆26Updated 4 months ago
- riscv指令集，单周期以及五级流水线CPU☆68Updated 4 months ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆128Updated 4 years ago