spokeyjoe / LoongArchCPULinks
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆27Updated last year
Alternatives and similar repositories for LoongArchCPU
Users that are interested in LoongArchCPU are comparing it to the libraries listed below
Sorting:
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆30Updated 4 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆49Updated 3 years ago
- ☆70Updated 2 years ago
- ☆66Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- ☆78Updated 4 months ago
- ☆86Updated last week
- ☆20Updated last year
- A framework for ysyx flow☆11Updated 9 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆28Updated 7 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- ☆35Updated 2 years ago
- NSCSCC 信息整合☆251Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- ☆40Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 5 years ago
- CQU Dual Issue Machine☆37Updated last year
- ☆155Updated 3 weeks ago
- 我设计了一些数字集成电路的教学实验,供大家学习~☆28Updated 7 months ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19Updated 4 years ago