spokeyjoe / LoongArchCPULinks
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆27Updated last year
Alternatives and similar repositories for LoongArchCPU
Users that are interested in LoongArchCPU are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆86Updated 5 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- ☆83Updated 5 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆70Updated 2 years ago
- ☆87Updated this week
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆16Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆29Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆20Updated last year
- ☆67Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Updated 10 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 一生一芯的信息发布和内容网站☆133Updated last year
- ☆67Updated 7 months ago
- NSCSCC 信息整合☆252Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- 2022龙芯杯个人赛三等奖作品☆14Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆29Updated 8 months ago
- Build mini linux for your own RISC-V emulator!☆23Updated last year