spokeyjoe / LoongArchCPU
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆17Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for LoongArchCPU
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 5 months ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆48Updated 8 months ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆15Updated 3 years ago
- 一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块☆12Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆34Updated 4 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆43Updated 2 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆24Updated 3 years ago
- ☆52Updated last year
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆53Updated 8 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- ☆43Updated 4 months ago
- ☆76Updated 2 months ago
- ☆31Updated last year
- ☆60Updated 3 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 5 months ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆65Updated 4 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆114Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆22Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- NSCSCC 信息整合☆220Updated 3 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆16Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆14Updated 2 years ago