spokeyjoe / LoongArchCPULinks
A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
☆28Updated last year
Alternatives and similar repositories for LoongArchCPU
Users that are interested in LoongArchCPU are comparing it to the libraries listed below
Sorting:
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆28Updated 4 years ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆86Updated 5 years ago
- ☆87Updated 3 weeks ago
- ☆70Updated 2 years ago
- 乱序双发 处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 5 years ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 3 years ago
- ☆83Updated 6 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16Updated 6 years ago
- ☆67Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆156Updated this week
- ☆20Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- riscv指令集,单周期以及五级流水线CPU☆88Updated 9 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- A framework for ysyx flow☆12Updated 11 months ago
- 中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业☆16Updated 3 years ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- NSCSCC 信息整合☆251Updated 4 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆130Updated 5 years ago
- ☆40Updated 2 years ago