Alternatives and similar repositories for xv6-rv32

Users that are interested in xv6-rv32 are comparing it to the libraries listed below

• michaelengel / xv6-rv32
  Port of MIT's xv6 OS to 32 bit RISC V
  ☆41Updated 3 years ago
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆54Updated 2 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆45Updated 3 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆54Updated 4 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆67Updated last week
• sy2002 / QNICE-FPGA
  QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.
  ☆75Updated 11 months ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆38Updated 4 years ago
• robfinch / Cores
  ☆74Updated 3 months ago
• hutch31 / tv80
  TV80 Z80-compatible microprocessor
  ☆53Updated 5 years ago
• theandrew168 / bronzebeard
  Minimal assembler and ecosystem for bare-metal RISC-V development
  ☆53Updated last year
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆63Updated 4 months ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆32Updated 2 years ago
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆17Updated 3 years ago
• freecores / y80e
  Y80e - Z80/Z180 compatible processor extended by eZ80 instructions
  ☆21Updated 11 years ago
• RobertBaruch / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆50Updated 8 years ago
• mrisc32 / mrisc32-a1
  A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA
  ☆24Updated 2 years ago
• n24bass / ice40_8bitworkshop
  "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.
  ☆17Updated 5 years ago
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆53Updated 2 months ago
• rob-ng15 / Silice-Playground
  Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice
  ☆36Updated 2 years ago
• MorrisMA / M65C02A
  Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001)
  ☆33Updated 3 years ago
• mikeakohn / w65c832
  W65C832 (32 bit 6502) in an FPGA.
  ☆63Updated last month
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆85Updated last year
• qubeck78 / tangyRiscVSOC
  RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K
  ☆38Updated last year
• efabless / clear
  ☆70Updated last year
• osresearch / risc8
  Mostly AVR compatible FPGA soft-core
  ☆28Updated 4 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last week
• aleek / mc68851
  Verilog implementation of MC68851 Memory Management Unit
  ☆12Updated 7 years ago
• machdyne / kakao
  Kakao Linux
  ☆38Updated 4 months ago
• nsauzede / cpu86
  🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA
  ☆45Updated last month