hyf6661669 / Synopsys-DocumentsLinks
Some useful documents of Synopsys
☆77Updated 3 years ago
Alternatives and similar repositories for Synopsys-Documents
Users that are interested in Synopsys-Documents are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- ☆90Updated 11 months ago
- VIP for AXI Protocol☆142Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- UVM实战随书源码☆53Updated 6 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- ☆67Updated 9 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- UVM AHB VIP☆86Updated 8 months ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated last year
- UVM examples and projects☆141Updated last month
- ☆176Updated last month
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆181Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆19Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- This is the repository for the IEEE version of the book☆67Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago