hyf6661669 / Synopsys-DocumentsLinks
Some useful documents of Synopsys
☆88Updated 3 years ago
Alternatives and similar repositories for Synopsys-Documents
Users that are interested in Synopsys-Documents are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆177Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI总线连接器☆104Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆69Updated 9 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- UVM实战随书源码☆55Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- ☆199Updated 4 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- This is the main repository for all the examples for the book Practical UVM☆204Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Awesome ASIC design verification☆329Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AHB3-Lite Interconnect☆94Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆63Updated 2 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- IC Verification & SV Demo☆54Updated 4 years ago