Some useful documents of Synopsys
☆112Nov 5, 2021Updated 4 years ago
Alternatives and similar repositories for Synopsys-Documents
Users that are interested in Synopsys-Documents are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- ☆10Aug 30, 2024Updated last year
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated 10 months ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- ☆26Updated this week
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- digital recognition base on FPGA☆12Nov 10, 2019Updated 6 years ago
- ☆12Mar 10, 2023Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆51Feb 13, 2023Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆106Jan 27, 2024Updated 2 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆56Feb 27, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Novel GUI Based UVM Testbench Template Builder☆155Apr 14, 2021Updated 5 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- Open source process design kit for 28nm open process☆87Apr 23, 2024Updated 2 years ago
- SoC Based on ARM Cortex-M3☆40May 16, 2025Updated last year
- [WIP] Dockerize Synopsys/Cadence EDA tools☆95Mar 29, 2019Updated 7 years ago
- This is the repo for the VERDI project, written in java.☆20Dec 18, 2025Updated 7 months ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago
- ☆18Jan 21, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆39Oct 25, 2020Updated 5 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆540Jul 18, 2025Updated last year
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 7 years ago
- Documents for ARM☆43May 8, 2025Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- ☆21Aug 4, 2022Updated 3 years ago