hyf6661669 / Synopsys-DocumentsLinks
Some useful documents of Synopsys
☆87Updated 3 years ago
Alternatives and similar repositories for Synopsys-Documents
Users that are interested in Synopsys-Documents are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- AXI总线连接器☆104Updated 5 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- ☆69Updated 9 years ago
- VIP for AXI Protocol☆153Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- UVM实战随书源码☆54Updated 6 years ago
- ☆195Updated 3 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- AXI协议规 范中文翻译版☆163Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆180Updated 7 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated last year
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆202Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- Collect some IC textbooks for learning.☆166Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- This is the repository for the IEEE version of the book☆71Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- AMBA AXI VIP☆426Updated last year