This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the ASAP7 PDK.
☆16Sep 9, 2025Updated last year
Alternatives and similar repositories for VSD-workshop-on-7nm-finfet-characterization-
Users that are interested in VSD-workshop-on-7nm-finfet-characterization- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆33Jul 21, 2025Updated last year
- HfO2 Ferroelectric Capacitor VerilogA Compact Model for Circuit Simulation☆17Jul 7, 2026Updated 3 months ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆71Apr 13, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Interactive Binary Patching Plugin for IDA Pro☆12Aug 12, 2024Updated 2 years ago
- ☆11Jul 9, 2025Updated last year
- This repository contains code and diagram for Robot Arm Car with PS3 Controller and esp32☆16Mar 28, 2022Updated 4 years ago
- Collaboration of two technologies (Machine Learning and TCAD) to improve the productivity in Semiconductor manufacturing industry☆11May 3, 2019Updated 7 years ago
- BAG3 analog generators.☆11Jul 26, 2024Updated 2 years ago
- Understanding Physical Verification using open source tools such as Magic and Netgen☆12Oct 18, 2022Updated 4 years ago
- ☆13Jan 1, 2023Updated 3 years ago
- Repository for the Advanced Electronics Laboratory course (MFN1324) at University of Torino, Physics Department☆13Jun 4, 2026Updated 4 months ago
- A scalable FeFET compact model☆30Apr 21, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11Apr 8, 2025Updated last year
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated last year
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 7 months ago
- This project deals with the axi4Lite protocol☆10Jun 2, 2025Updated last year
- This project is a open-source yield analysis for SRAM circuits☆31Oct 16, 2026Updated 2 weeks ago
- ☆16Jul 15, 2025Updated last year
- MentorGraphics KeyGen & Patch Tool☆20Feb 18, 2022Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆61Dec 19, 2022Updated 3 years ago
- A complete Portfolio Builder SaaS application with custom subdomains, multiple portfolio templates, AI-assisted resume import, and Cloudi…☆20Mar 29, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- The official repository for Project Vaayu - SIH 1705☆19Dec 20, 2024Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ☆23May 21, 2023Updated 3 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- ☆20Sep 16, 2022Updated 4 years ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Simulation scripts used to create 3D MOSFET example used in: J. E. Sanchez and Q. Chen, "Element Edge Based Discretization for TCAD Devic…☆18Nov 17, 2023Updated 2 years ago
- ☆19Nov 1, 2025Updated 11 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Systemverilog and UVM exercises inspired by ziglings☆35Updated this week
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆29Sep 15, 2026Updated last month
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Yocto layer to integrate VulnScout in projects (SBOM Vulnerability Scanning & Assessment tool)☆13Oct 19, 2026Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- Booting DOS on the DDX3216☆19Jun 24, 2026Updated 4 months ago