Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
☆19Sep 19, 2018Updated 7 years ago
Alternatives and similar repositories for CVSD
Users that are interested in CVSD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer-Aided VLSI System Design☆24Oct 24, 2024Updated last year
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Expectation value measurements in Qiskit using optimal dense grouping. Dense-ev provides an improvement of ~2^m over naive grouping and (…☆12May 30, 2024Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆10Aug 30, 2024Updated last year
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 9 months ago
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- C++ implementation for Fiduccia-Mattheyses Heuristic☆11Jan 9, 2023Updated 3 years ago
- Reduce the measurement costs of the VQE algorithm by simultaneously measuring mutually commuting terms.☆17Aug 19, 2021Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 9 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Jupyter notebook walking through many features of BQSKit☆22Aug 31, 2025Updated 6 months ago
- Reading Notes for Fabulous Software Engineering Books☆11Jun 20, 2024Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated last year
- The basic code for transmitting and recieving data.☆23Jan 23, 2024Updated 2 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆23Apr 20, 2022Updated 3 years ago
- Practice exercises for SystemVerilog, UVM ..☆26Jun 7, 2020Updated 5 years ago
- A BDD-based Quantum Circuit Simulator☆24Sep 18, 2025Updated 6 months ago
- Graph coloring problem solved with Genetic Algorithm, Tabu Search and Simulated Annealing☆21Apr 17, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆19Jul 22, 2021Updated 4 years ago
- Hardware Description Language on FPGA☆10Sep 18, 2023Updated 2 years ago
- My notes for any technologies of Web, Tech, etc.☆10Feb 16, 2020Updated 6 years ago
- Character Embedding + ESIM + Focal Loss for Chinese Answer Sentence Selection☆10Jan 4, 2020Updated 6 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- ACM UMAP2020 Hands-on Tutorial on Data and Algorithmic Bias in Recommender Systems☆10May 23, 2021Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆27Aug 15, 2025Updated 7 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- TechBridge Weekly 技術週刊團隊維護的技術部落格，本技術共筆部落格初期專注於Web前後端、行動網路、機器人、物聯網、數據分析與產品設計等技術分享☆16Jan 15, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Low-complexity Recurrent Neural Network-based Polar Decoder with Weight Quantization Mechanism☆21Apr 22, 2021Updated 4 years ago
- Multi-span Style Extraction for Generative Reading Comprehension☆10Apr 2, 2021Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- [ACL'21 Findings] Why Machine Reading Comprehension Models Learn Shortcuts?☆16Aug 8, 2023Updated 2 years ago
- ☆16Sep 21, 2021Updated 4 years ago
- ☆14Dec 26, 2022Updated 3 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago