Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring
☆19Sep 19, 2018Updated 7 years ago
Alternatives and similar repositories for CVSD
Users that are interested in CVSD are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer-Aided VLSI System Design☆25Oct 24, 2024Updated last year
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆21Oct 20, 2025Updated 8 months ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- 🤖 An automated NTU Thesis LaTeX continuous integration and continuous deploying service built up with GitHub Actions.☆10May 8, 2020Updated 6 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆12Dec 27, 2022Updated 3 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆16Mar 18, 2025Updated last year
- Notebooks for Deep Learning course (CE719) TA sessions - Sharif University of Technology☆14Jul 10, 2021Updated 4 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 3 years ago
- The basic code for transmitting and recieving data.☆24Jan 23, 2024Updated 2 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 6 years ago
- Practice exercises for SystemVerilog, UVM ..☆27Jun 7, 2020Updated 6 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆19May 5, 2026Updated 2 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 10 months ago
- Re-Implementation of SPARTA model☆13Oct 1, 2021Updated 4 years ago
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 2 years ago
- TechBridge Weekly 技術週刊團隊維護的技術部落格，本技術共筆部落格初期專注於Web前後端、行動網路、機器人、物聯網、數據分析與產品設計等技術分享☆16Jan 15, 2026Updated 5 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆25Jul 12, 2023Updated 2 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Jan 23, 2021Updated 5 years ago
- ☆22Apr 2, 2023Updated 3 years ago
- ☆15Sep 21, 2021Updated 4 years ago
- ☆14Dec 26, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 8 years ago
- 一個蒐集與交大相關的網站或資源的彙整清單☆31Apr 21, 2026Updated 2 months ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Bayesian modeling workshop at MIT SSAC 2024. March 2, 2024☆27Mar 2, 2024Updated 2 years ago
- 2D Systolic Array Multiplier☆32Jan 27, 2024Updated 2 years ago
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆21Aug 10, 2023Updated 2 years ago
- 常用Verilog模块☆21Mar 3, 2020Updated 6 years ago