Baechu44 / ic_contestLinks
☆10Updated last year
Alternatives and similar repositories for ic_contest
Users that are interested in ic_contest are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- IC Contest☆42Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆22Updated last year
- ☆20Updated 2 years ago
- 交通大學iclab 2023 fall☆44Updated last year
- 紀錄一下自己寫過的所有Lab☆38Updated last year
- IC-contest 2012~2024☆21Updated last year
- Computer-Aided VLSI System Design☆23Updated last year
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- ☆43Updated 2 years ago
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆114Updated 9 months ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Updated 2 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆153Updated last year
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Updated 2 years ago
- ☆11Updated last year
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Updated last year
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆197Updated 2 years ago
- ☆31Updated 3 months ago
- ☆27Updated 3 months ago
- ☆14Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆57Updated last year
- NYCU ICLAB 2025 spring codes & 心得☆19Updated last week
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆47Updated 3 years ago
- ☆44Updated 2 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆28Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆44Updated last year
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆56Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago