Baechu44 / ic_contestLinks
☆10Updated last year
Alternatives and similar repositories for ic_contest
Users that are interested in ic_contest are comparing it to the libraries listed below
Sorting:
- ☆14Updated 4 years ago
- IC Contest☆41Updated 2 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆20Updated last year
- IC-contest 2012~2024☆21Updated last year
- ☆19Updated 2 years ago
- 交通大學iclab 2023 fall☆42Updated last year
- 紀錄一下自己寫過的所有Lab☆35Updated last year
- 超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理☆102Updated 6 months ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆24Updated 7 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Updated 8 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆13Updated 2 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆18Updated 2 years ago
- Computer-Aided VLSI System Design☆23Updated 11 months ago
- ☆29Updated 3 weeks ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- ☆41Updated 2 years ago
- ☆10Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆139Updated last year
- NYCU ICLAB 2025 spring codes & 心得☆15Updated last month
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆13Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆113Updated 2 months ago
- ☆13Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Implementation of weight stationary systolic array which has a size of 4x4(scalable) to 256X256☆24Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆26Updated 2 weeks ago