limerainne / Dockerize-EDAView external linksLinks
[WIP] Dockerize Synopsys/Cadence EDA tools
☆96Mar 29, 2019Updated 6 years ago
Alternatives and similar repositories for Dockerize-EDA
Users that are interested in Dockerize-EDA are comparing it to the libraries listed below
Sorting:
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Jun 10, 2021Updated 4 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- BAG framework☆41Jul 24, 2024Updated last year
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Parametric NEM/MEM relay design with layout generation (KLayout: GDSII), FEM (Ansys/COMSOL), SPICE models, Liberty models, & more☆23Jun 8, 2024Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- LAYout with Gridded Objects☆32Jun 18, 2020Updated 5 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Feb 20, 2017Updated 8 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- ☆20Feb 9, 2020Updated 6 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆138Feb 3, 2026Updated last week
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- ☆12Feb 6, 2026Updated last week
- ☆11Jan 21, 2019Updated 7 years ago
- ☆15Dec 9, 2025Updated 2 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Handle Fast Signal Traces (fst) in Python☆14Jun 11, 2025Updated 8 months ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago