This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options
☆13Jan 28, 2024Updated 2 years ago
Alternatives and similar repositories for Round-Robin
Users that are interested in Round-Robin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- ☆19Oct 20, 2025Updated 5 months ago
- 基于 Astro Starlight 构建的个人知识库文档☆13Jan 13, 2026Updated 2 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated 2 weeks ago
- ☆20May 13, 2025Updated 10 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated last year
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆12Aug 13, 2015Updated 10 years ago
- A curated list of awesome interactive web experiences☆13Jan 12, 2017Updated 9 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- CoreOS, Nvidia kernel module Dockerfile☆15Aug 20, 2015Updated 10 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆23Sep 4, 2025Updated 6 months ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆16Jun 11, 2025Updated 9 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆27Aug 15, 2025Updated 7 months ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 4 months ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- 32-bit RISC-V Emulator☆27Feb 23, 2019Updated 7 years ago
- Valgrind is an instrumentation framework for building dynamic analysis tools. There are Valgrind tools that can automatically detect many…☆29Feb 29, 2024Updated 2 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- a simple bot to tweet out one VIm learning task a day, at the same time, to get users to practice specific VIm commands until they become…☆23Dec 7, 2022Updated 3 years ago
- ☆32Dec 3, 2025Updated 3 months ago
- Memory consistency model checking and test generation library.☆15Oct 14, 2016Updated 9 years ago
- ☆16Dec 5, 2025Updated 3 months ago
- Writeup of all my notes from my computer systems engineering degree☆20May 29, 2024Updated last year