This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options
☆13Jan 28, 2024Updated 2 years ago
Alternatives and similar repositories for Round-Robin
Users that are interested in Round-Robin are comparing it to the libraries listed below
Sorting:
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Nov 24, 2025Updated 3 months ago
- ☆28Dec 3, 2025Updated 3 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- TUM EI Master Course "SmartCard Lab" at https://www.master.ei.tum.de/?id=125☆12Aug 13, 2015Updated 10 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆22Sep 4, 2025Updated 6 months ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆15Mar 18, 2025Updated 11 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 4 months ago
- BUAA Compiler Course Project 2023 by Toby Shi.☆13Aug 20, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- Wishbone SATA Controller☆24Oct 16, 2025Updated 4 months ago
- ☆18May 13, 2025Updated 9 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Using Feature Decomposition method to accelerate GNN inference☆13Sep 27, 2021Updated 4 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago
- 基于 Astro Starlight 构建的个人知识库文档☆13Jan 13, 2026Updated last month
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- A curated list of awesome interactive web experiences☆13Jan 12, 2017Updated 9 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Dec 22, 2024Updated last year
- CoreOS, Nvidia kernel module Dockerfile☆15Aug 20, 2015Updated 10 years ago
- A 8-/16-/32-/64-bit floating point number family☆16Feb 4, 2022Updated 4 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- Unix Philosophy 2020☆15May 14, 2021Updated 4 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- ChatGPT-related papers☆15Updated this week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Nov 17, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- ☆19Feb 6, 2024Updated 2 years ago
- Computer-aided VLSI System design, EEE 5022, National Taiwan University, 2018 Spring☆19Sep 19, 2018Updated 7 years ago
- 三月七机场官网地址☆24Dec 2, 2025Updated 3 months ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- A fork of the main Verilator project for development work. The changes here are in preparation for committing back to the main project.☆18Nov 26, 2014Updated 11 years ago